

0.03 μ V/ $^{\circ}$ C 漂移、低噪声、轨到轨输出、 36V, 零漂移运算放大器

查询样品: [OPA2188](#)

特性

- 低偏移电压: 25 μ V (最大值)
- 零漂移: 0.03 μ V/ $^{\circ}$ C
- 低噪声: 8.8 nV/ \sqrt Hz
0.1Hz 至 10Hz 噪声: 0.25 μ V_{PP}
- 出色的直流精度:
电源抑制比 (PSRR): 142dB
共模抑制比 (CMRR): 146dB
开环路增益: 136dB
- 增益带宽: 2MHz
- 静态电流: 475 μ A (最大值)
- 宽电源电压: \pm 2V 至 \pm 18V
- 轨到轨输出:
输入包括负电源轨
- 已过滤射频干扰 (RFI) 的输入
- 微型尺寸封装


应用范围

- 桥式放大器
- 应力计
- 测试设备
- 变频器应用
- 温度测量
- 电子称
- 医疗仪表
- 电阻温度检测器
- 精密有源滤波器

说明

OPA2188 运算放大器使用 TI 拥有自主知识产权的自动归零技术来提供低偏移电压 (25 μ V, 最大值), 在时间和温度范围的接近零漂移。这些微型的、高精度、低静态电流放大器提供高输入阻抗和摆幅为电源轨 15mV 之内的轨到轨输出。输入共模范围包括负电源轨。单电源或者双电源可在 +4.0V 至 +36V (\pm 2V 至 \pm 18V) 的范围内使用。

OPA2188 采用微型小外形尺寸 (MSOP)-8 和小外形尺寸 (SO)-14 封装。此器件额定工作温度范围为 -40° C 至 $+105^{\circ}$ C。



零漂移放大器产品系列

版本	产品	偏移电压 (μ V)	偏移电压漂移 (μ V/ $^{\circ}$ C)	带宽 (MHz)
单通道	OPA188 (4V 至 36V)	25	0.085	2
	OPA333(5V)	10	0.05	0.35
	OPA378(5V)	50	0.25	0.9
	OPA735(12V)	5	0.05	1.6
双通道	OPA2188 (4V 至 36V)	25	0.085	2
	OPA2333(5V)	10	0.05	0.35
	OPA2378(5V)	50	0.25	0.9
	OPA2735(12V)	5	0.05	1.6
四通道	OPA4188 (4V 至 36V)	25	0.085	2
	OPA4330(5V)	50	0.25	0.35



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA2188	SO-8	D	−40°C to +105°C	2188	OPA2188AID	Rails, 100
					OPA2188AIDR	Tape and Reel, 2500
	MSOP-8	DGK	−40°C to +105°C	2188	OPA2188AIDGKT	Tape and Reel, 250
					OPA2188AIDGKR	Tape and Reel, 2500

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VALUE	UNIT
Supply voltage		±20, 40 (single supply)	V
Signal input terminals ⁽²⁾	Voltage	(V−) − 0.5 to (V+) + 0.5	V
	Current	±10	mA
Output short-circuit ⁽³⁾		Continuous	
Temperature range	Operating, T _A	−55 to +125	°C
	Storage, T _{stg}	−65 to +150	°C
	Junction, T _J	+150	°C
Electrostatic discharge (ESD) ratings	Human body model (HBM)	1.5	kV
	Charged device model (CDM)	1	kV

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only and functional operation of the device at these or any other conditions beyond those specified is not implied.
(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current-limited to 10 mA or less.
(3) Short-circuit to ground, one amplifier per package.

ELECTRICAL CHARACTERISTICS:
High-Voltage Operation, $V_S = \pm 4 \text{ V to } \pm 18 \text{ V}$ ($V_S = +8 \text{ V to } +36 \text{ V}$)

At $T_A = +25^\circ\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $V_{\text{COM}} = V_{\text{OUT}} = V_S / 2$, unless otherwise noted.

PARAMETER	CONDITIONS	OPA2188			UNIT
		MIN	TYP	MAX	
OFFSET VOLTAGE					
V_{OS}	Input offset voltage		6	25	μV
	$T_A = -40^\circ\text{C to } +105^\circ\text{C}$		0.03	0.085	$\mu\text{V}/^\circ\text{C}$
PSRR	$V_S = 4 \text{ V to } 36 \text{ V}, V_{\text{CM}} = V_S / 2$		0.075	0.3	$\mu\text{V/V}$
	$V_S = 4 \text{ V to } 36 \text{ V}, V_{\text{CM}} = V_S / 2, T_A = -40^\circ\text{C to } +105^\circ\text{C}$			0.3	$\mu\text{V/V}$
Long-term stability			4 ⁽¹⁾		μV
Channel separation, dc			1		$\mu\text{V/V}$
INPUT BIAS CURRENT					
I_B	$V_{\text{CM}} = V_S / 2$		± 160	± 850	pA
	$T_A = -40^\circ\text{C to } +105^\circ\text{C}$			± 4	nA
I_{OS}			± 320	± 1700	pA
	$T_A = -40^\circ\text{C to } +105^\circ\text{C}$			± 2	nA
NOISE					
e_n	Input voltage noise	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$		0.25	μV_{PP}
e_n	Input voltage noise density	$f = 1 \text{ kHz}$		8.8	$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input current noise density	$f = 1 \text{ kHz}$		7	$\text{fA}/\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE					
V_{CM}	Common-mode voltage range		V_-	$(V_+) - 1.5$	V
CMRR	$(V_-) < V_{\text{CM}} < (V_+) - 1.5 \text{ V}$		120	134	dB
	$(V_-) + 0.5 \text{ V} < V_{\text{CM}} < (V_+) - 1.5 \text{ V}, V_S = \pm 18 \text{ V}$		130	146	dB
	$(V_-) + 0.5 \text{ V} < V_{\text{CM}} < (V_+) - 1.5 \text{ V}, V_S = \pm 18 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C}$		120	126	dB
INPUT IMPEDANCE					
Differential			100 6		$\text{M}\Omega \text{pF}$
Common-mode			6 9.5		$10^{12} \Omega \text{pF}$
OPEN-LOOP GAIN					
A_{OL}	$(V_-) + 500 \text{ mV} < V_O < (V_+) - 500 \text{ mV}, R_L = 10 \text{ k}\Omega$		130	136	dB
	$(V_-) + 500 \text{ mV} < V_O < (V_+) - 500 \text{ mV}, R_L = 10 \text{ k}\Omega, T_A = -40^\circ\text{C to } +105^\circ\text{C}$		120	126	dB
FREQUENCY RESPONSE					
GBW	Gain-bandwidth product		2		MHz
SR	Slew rate	$G = +1$		0.8	$\text{V}/\mu\text{s}$
	Settling time, 0.1%	$V_S = \pm 18 \text{ V}, G = 1, 10\text{-V step}$		20	μs
	Settling time, 0.01%	$V_S = \pm 18 \text{ V}, G = 1, 10\text{-V step}$		27	μs
	Overload recovery time	$V_{\text{IN}} \times G = V_S$		1	μs
THD+N	Total harmonic distortion + noise	$1 \text{ kHz}, G = 1, V_{\text{OUT}} = 1 \text{ V}_{\text{RMS}}$		0.0001	%

(1) 1000-hour life test at $+125^\circ\text{C}$ demonstrated randomly distributed variation in the range of measurement limits—approximately 4 μV .

ELECTRICAL CHARACTERISTICS:**High-Voltage Operation, $V_S = \pm 4 \text{ V to } \pm 18 \text{ V}$ ($V_S = +8 \text{ V to } +36 \text{ V}$) (continued)**

At $T_A = +25^\circ\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $V_{\text{COM}} = V_{\text{OUT}} = V_S / 2$, unless otherwise noted.

PARAMETER	CONDITIONS	OPA2188			UNIT
		MIN	TYP	MAX	
OUTPUT					
Voltage output swing from rail	No load	6	15	mV	
	$R_L = 10 \text{ k}\Omega$	220	250	mV	
	$R_L = 10 \text{ k}\Omega$, $T_A = -40^\circ\text{C to } +105^\circ\text{C}$	310	350	mV	
I_{SC}	Short-circuit current		± 18		mA
R_O	Open-loop output resistance	f = 1 MHz, $I_O = 0$	120		Ω
C_{LOAD}	Capacitive load drive		1		nF
POWER SUPPLY					
V_S	Operating voltage range		4 to 36 (± 2 to ± 18)		V
I_Q	Quiescent current (per amplifier)	$V_S = \pm 4 \text{ V to } V_S = \pm 18 \text{ V}$	415	475	μA
		$I_O = 0 \text{ mA}$, $T_A = -40^\circ\text{C to } +105^\circ\text{C}$		525	μA
TEMPERATURE RANGE					
Temperature range	Specified		-40	+105	$^\circ\text{C}$
	Operating		-40	+125	$^\circ\text{C}$
	Storage		-65	+150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS:
Low-Voltage Operation, $V_S = \pm 2 \text{ V}$ to < $\pm 4 \text{ V}$ ($V_S = +4 \text{ V}$ to < $+8 \text{ V}$)

At $T_A = +25^\circ\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $V_{\text{COM}} = V_{\text{OUT}} = V_S / 2$, unless otherwise noted.

PARAMETER	CONDITIONS	OPA2188			UNIT	
		MIN	TYP	MAX		
OFFSET VOLTAGE						
V_{OS}	Input offset voltage		6	25	μV	
	$T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$		0.03	0.085	$\mu\text{V}/^\circ\text{C}$	
PSRR	$V_S = 4 \text{ V}$ to 36 V , $V_{\text{CM}} = V_S / 2$		0.075	0.3	$\mu\text{V}/\text{V}$	
	$V_S = 4 \text{ V}$ to 36 V , $V_{\text{CM}} = V_S / 2$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$			0.3	$\mu\text{V}/\text{V}$	
Long-term stability			4 ⁽¹⁾		μV	
Channel separation, dc			1		$\mu\text{V}/\text{V}$	
INPUT BIAS CURRENT						
I_B	$V_{\text{CM}} = V_S / 2$		± 160	± 850	pA	
	$T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$			± 4	nA	
I_{OS}			± 320	± 1700	pA	
	$T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$			± 2	nA	
NOISE						
e_n	Input voltage noise	$f = 0.1 \text{ Hz}$ to 10 Hz		0.25	μV_{PP}	
	Input voltage noise density	$f = 1 \text{ kHz}$		8.8	$\text{nV}/\sqrt{\text{Hz}}$	
i_n	Input current noise density	$f = 1 \text{ kHz}$		7	$\text{fA}/\sqrt{\text{Hz}}$	
INPUT VOLTAGE RANGE						
V_{CM}	Common-mode voltage range	$T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$	V_-	$(V_+) - 1.5$	V	
		$(V_-) < V_{\text{CM}} < (V_+) - 1.5 \text{ V}$	106	114	dB	
	Common-mode rejection ratio	$(V_-) + 0.5 \text{ V} < V_{\text{CM}} < (V_+) - 1.5 \text{ V}$, $V_S = \pm 2 \text{ V}$	114	120	dB	
		$(V_-) + 0.5 \text{ V} < V_{\text{CM}} < (V_+) - 1.5 \text{ V}$, $V_S = \pm 2 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$	110	120	dB	
INPUT IMPEDANCE						
Differential			100 6		$\text{M}\Omega \text{pF}$	
Common-mode			6 95		$10^{12} \Omega \text{pF}$	
OPEN-LOOP GAIN						
A_{OL}	Open-loop voltage gain	$(V_-) + 500 \text{ mV} < V_O < (V_+) - 500 \text{ mV}$, $R_L = 5 \text{ k}\Omega$, $V_S = 5 \text{ V}$	110	120	dB	
		$(V_-) + 500 \text{ mV} < V_O < (V_+) - 500 \text{ mV}$, $R_L = 10 \text{ k}\Omega$	120	130	dB	
		$(V_-) + 500 \text{ mV} < V_O < (V_+) - 500 \text{ mV}$, $R_L = 10 \text{ k}\Omega$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$	114	120	dB	
FREQUENCY RESPONSE						
GBW	Gain-bandwidth product			2	MHz	
SR	Slew rate	$G = +1$		0.8	$\text{V}/\mu\text{s}$	
Overload recovery time		$V_{\text{IN}} \times G = V_S$		1	μs	
THD+N	Total harmonic distortion + noise	1 kHz , $G = 1$, $V_{\text{OUT}} = 1 \text{ V}_{\text{RMS}}$		0.0001	%	


(1) 1000-hour life test at $+125^\circ\text{C}$ demonstrated randomly distributed variation in the range of measurement limits—approximately 4 μV .

ELECTRICAL CHARACTERISTICS:**Low-Voltage Operation, $V_S = \pm 2 \text{ V}$ to $< \pm 4 \text{ V}$ ($V_S = +4 \text{ V}$ to $< +8 \text{ V}$) (continued)**At $T_A = +25^\circ\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $V_{COM} = V_{OUT} = V_S / 2$, unless otherwise noted.

PARAMETER	CONDITIONS	OPA2188			UNIT
		MIN	TYP	MAX	
OUTPUT					
Voltage output swing from rail	No load	6	15	mV	
	$R_L = 10 \text{ k}\Omega$	220	250	mV	
	$R_L = 10 \text{ k}\Omega$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$	310	350	mV	
I_{SC}	Short-circuit current		± 18	mA	
R_O	Open-loop output resistance	$f = 1 \text{ MHz}$, $I_O = 0$	120	Ω	
C_{LOAD}	Capacitive load drive		1	nF	
POWER SUPPLY					
V_S	Operating voltage range		4 to 36 (± 2 to ± 18)	V	
I_Q	$V_S = \pm 2 \text{ V}$ to $V_S = \pm 4 \text{ V}$		385	440	μA
	$I_Q = 0 \text{ mA}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$		525	525	μA
TEMPERATURE RANGE					
Temperature range	Specified		-40	+105	$^\circ\text{C}$
	Operating		-40	+125	$^\circ\text{C}$
	Storage		-65	+150	$^\circ\text{C}$

THERMAL INFORMATION: OPA2188

THERMAL METRIC ⁽¹⁾	OPA2188ID	OPA2188IDGK	UNITS
	D	DGK	
	8 PINS	8 PINS	
θ_{JA}	111.0	159.3	$^\circ\text{C/W}$
θ_{JCTop}	54.9	37.4	
θ_{JB}	51.7	48.5	
Ψ_{JT}	9.3	1.2	
Ψ_{JB}	51.1	77.1	
θ_{JCbot}	n/a	n/a	

(1) 有关传统和新的热度量的更多信息，请参阅IC封装热度量应用报告，[SPRA953](#)。**PIN CONFIGURATION**D, DGK PACKAGES
SO-8, MSOP-8
(TOP VIEW)

TYPICAL CHARACTERISTICS

Table 1. Characteristic Performance Measurements

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3
Offset Voltage vs Common-Mode Voltage	Figure 4, Figure 5
Offset Voltage vs Power Supply	Figure 6
I_B and I_{OS} vs Common-Mode Voltage	Figure 7
Input Bias Current vs Temperature	Figure 8
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9
CMRR and PSRR vs Frequency (Referred-to-Input)	Figure 10
CMRR vs Temperature	Figure 11, Figure 12
PSRR vs Temperature	Figure 13
0.1-Hz to 10-Hz Noise	Figure 14
Input Voltage Noise Spectral Density vs Frequency	Figure 15
THD+N Ratio vs Frequency	Figure 16
THD+N vs Output Amplitude	Figure 17
Quiescent Current vs Supply Voltage	Figure 18
Quiescent Current vs Temperature	Figure 19
Open-Loop Gain and Phase vs Frequency	Figure 20
Closed-Loop Gain vs Frequency	Figure 21
Open-Loop Gain vs Temperature	Figure 22
Open-Loop Output Impedance vs Frequency	Figure 23
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 24, Figure 25
No Phase Reversal	Figure 26
Positive Overload Recovery	Figure 27
Negative Overload Recovery	Figure 28
Small-Signal Step Response (100 mV)	Figure 29, Figure 30
Large-Signal Step Response	Figure 31, Figure 32
Large-Signal Settling Time (10-V Positive Step)	Figure 33
Large-Signal Settling Time (10-V Negative Step)	Figure 34
Short-Circuit Current vs Temperature	Figure 35
Maximum Output Voltage vs Frequency	Figure 36
Channel Separation vs Frequency	Figure 37
EMIRR IN+ vs Frequency	Figure 38

TYPICAL CHARACTERISTICS

$V_S = \pm 18$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF, unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

TYPICAL CHARACTERISTICS (continued)

$V_S = \pm 18 V$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 k\Omega$ connected to $V_S / 2$, and $C_L = 100 pF$, unless otherwise noted.




Figure 7.

INPUT BIAS CURRENT vs TEMPERATURE




Figure 8.

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT (Maximum Supply)




Figure 9.

CMRR AND PSRR vs FREQUENCY (Referred-to-Input)




Figure 10.

CMRR vs TEMPERATURE




Figure 11.

CMRR vs TEMPERATURE




Figure 12.

TYPICAL CHARACTERISTICS (continued)

$V_S = \pm 18\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$, unless otherwise noted.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.

TYPICAL CHARACTERISTICS (continued)

$V_S = \pm 18 V$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 k\Omega$ connected to $V_S / 2$, and $C_L = 100 pF$, unless otherwise noted.




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.

TYPICAL CHARACTERISTICS (continued)

$V_S = \pm 18 V$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 k\Omega$ connected to $V_S / 2$, and $C_L = 100 pF$, unless otherwise noted.

SMALL-SIGNAL OVERRUSH vs CAPACITIVE LOAD
(100-mV Output Step)




Figure 25.

NO PHASE REVERSAL




Figure 26.

POSITIVE OVERLOAD RECOVERY




Figure 27.

NEGATIVE OVERLOAD RECOVERY




Figure 28.

SMALL-SIGNAL STEP RESPONSE
(100 mV)




Figure 29.

SMALL-SIGNAL STEP RESPONSE
(100 mV)




Figure 30.

TYPICAL CHARACTERISTICS (continued)

$V_S = \pm 18 V$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 k\Omega$ connected to $V_S / 2$, and $C_L = 100 pF$, unless otherwise noted.




Figure 31.




Figure 32.




Figure 33.




Figure 34.




Figure 35.




Figure 36.

TYPICAL CHARACTERISTICS (continued)

$V_S = \pm 18 V$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 k\Omega$ connected to $V_S / 2$, and $C_L = 100 pF$, unless otherwise noted.




Figure 37.




Figure 38.

APPLICATION INFORMATION

The OPA2188 operational amplifier combines precision offset and drift with excellent overall performance, making the device ideal for many precision applications. The precision offset drift of only $0.085 \mu\text{V}$ per degree Celsius provides stability over the entire temperature range. In addition, the device offers excellent overall performance with high CMRR, PSRR, and A_{OL} . As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, $0.1\text{-}\mu\text{F}$ capacitors are adequate.

OPERATING CHARACTERISTICS

The OPA2188 is specified for operation from 4 V to 36 V ($\pm 2 \text{ V}$ to $\pm 18 \text{ V}$). Many of the specifications apply from -40°C to $+105^\circ\text{C}$. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

EMI REJECTION

The OPA2188 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAX188 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. [Figure 39](#) shows the results of this testing on the OPA2188. Detailed information can also be found in the [Application Report EMI Rejection Ratio of Operational Amplifiers \(SBOA128\)](#), available for download from the TI website.




Figure 39. EMIRR Testing

GENERAL LAYOUT GUIDELINES

For best operational performance of the device, good printed circuit board (PCB) layout practices are recommended. Low-loss, 0.1- μ F bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

PHASE-REVERSAL PROTECTION

The OPA2188 has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPA2188 input prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 40.




Figure 40. No Phase Reversal

CAPACITIVE LOAD AND STABILITY

The dynamic characteristics of the OPA2188 have been optimized for a range of common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, R_{OUT} equal to 50 Ω) in series with the output. Figure 41 and Figure 42 illustrate graphs of small-signal overshoot versus capacitive load for several values of R_{OUT} . Also, refer to the [Applications Report, Feedback Plots Define Op Amp AC Performance \(SBOA015\)](#), available for download from the TI website, for details of analysis techniques and application circuits.




Figure 41. Small-Signal Overshoot versus Capacitive Load (100-mV Output Step)




Figure 42. Small-Signal Overshoot versus Capacitive Load (100-mV Output Step)

ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the [Absolute Maximum Ratings](#). Figure 43 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 43. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected such that the diode does not turn on during normal operation.

However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

APPLICATION EXAMPLES

The application examples of [Figure 44](#) and [Figure 45](#) highlight only a few of the circuits where the OPA2188 can be used.





Figure 44. Discrete INA + Attenuation for ADC with 3.3-V Supply



(1) R₅ provides positive-varying excitation to linearize output.

Figure 45. RTD Amplifier with Linearization

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2012) to Revision B	Page
• Changed 倒数第二个应用着重号	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2188AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	(2188 ~ OPA2188)	Samples
OPA2188AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	2188	Samples
OPA2188AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	2188	Samples
OPA2188AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	(2188 ~ OPA2188)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM


18-Oct-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS




A_0	Dimension designed to accommodate the component width
B_0	Dimension designed to accommodate the component length
K_0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P_1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A_0 (mm)	B_0 (mm)	K_0 (mm)	P_1 (mm)	W (mm)	Pin1 Quadrant
OPA2188AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2188AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2188AIDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2188AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2188AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2188AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2188AIDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
OPA2188AIDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0
OPA2188AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
OPA2188AIDR	SOIC	D	8	2500	367.0	367.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.


D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.

E. Falls within JEDEC MO-187 variation AA, except interlead flash.

LAND PATTERN DATA

DGK (S-PDSO-G8)


PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.

D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.


E. Reference JEDEC MS-012 variation AA.

LAND PATTERN DATA


D (R-PDSO-G8)

PLASTIC SMALL OUTLINE


Example Board Layout
(Note C)



Stencil Openings
(Note D)



Example
Non Soldermask Defined Pad



Example
Pad Geometry
(See Note C)

Example
Solder Mask Opening
(See Note E)

4211283-2/E 08/12

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明

德州仪器(TI) 及其下属子公司有权根据 **JESD46** 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 **JESD48** 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 **TI** 半导体产品销售条件与条款的适用规范。仅在 **TI** 保证的范围内, 且 **TI** 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 **TI** 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 **TI** 专利权、版权、屏蔽作品权或其它与使用了 **TI** 组件或服务的组合设备、机器或流程相关的 **TI** 知识产权中授予的直接或隐含权限作出任何保证或解释。**TI** 所发布的与第三方产品或服务有关的信息, 不能构成从 **TI** 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 **TI** 的专利权或其它知识产权方面的许可。

对于 **TI** 的产品手册或数据表中 **TI** 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。**TI** 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 **TI** 组件或服务时, 如果对该组件或服务参数的陈述与 **TI** 标明的参数相比存在差异或虚假成分, 则会失去相关 **TI** 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。**TI** 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 **TI** 提供, 但他们将独自负责满足与其产品及在其应用中使用 **TI** 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 **TI** 组件而对 **TI** 及其代理造成任何损失。

在某些场合中, 为了推进安全相关应用有可能对 **TI** 组件进行特别的促销。**TI** 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 **FDA Class III** (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 **TI** 特别注明属于军用等级或“增强型塑料”的 **TI** 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 **TI** 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独自负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 **ISO/TS16949** 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 **ISO/TS16949** 要求, **TI** 不承担任何责任。

产品	应用
数字音频 www.ti.com.cn/audio	通信与电信 www.ti.com.cn/telecom
放大器和线性器件 www.ti.com.cn/amplifiers	计算机及周边 www.ti.com.cn/computer
数据转换器 www.ti.com.cn/dataconverters	消费电子 www.ti.com/consumer-apps
DLP® 产品 www.dlp.com	能源 www.ti.com/energy
DSP - 数字信号处理器 www.ti.com.cn/dsp	工业应用 www.ti.com.cn/industrial
时钟和计时器 www.ti.com.cn/clockandtimers	医疗电子 www.ti.com.cn/medical
接口 www.ti.com.cn/interface	安防应用 www.ti.com.cn/security
逻辑 www.ti.com.cn/logic	汽车电子 www.ti.com.cn/automotive
电源管理 www.ti.com.cn/power	视频和影像 www.ti.com.cn/video
微控制器 (MCU) www.ti.com.cn/microcontrollers	
RFID 系统 www.ti.com.cn/rfidsys	
OMAP 应用处理器 www.ti.com/omap	
无线连通性 www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区 www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122
Copyright © 2013 德州仪器 半导体技术 (上海) 有限公司