

TPS2291xx, 5.5V, 2A, 37mΩ 导通电阻负载开关


1 特性

- 集成单通道负载开关
- 输入电压范围: 1.05V 至 5.5V
- 低导通电阻 (R_{ON})
 - $V_{IN} = 5V$ 时, $R_{ON} = 37m\Omega$ (典型值)
 - $V_{IN} = 3.3V$ 时, $R_{ON} = 38m\Omega$ (典型值)
 - $V_{IN} = 1.8V$ 时, $R_{ON} = 43m\Omega$ (典型值)
- 2A 最大持续开关电流
- 低静态电流
 - $V_{IN} = 3.3V$ 时为 $7.7\mu A$ (典型值)
- 低控制输入阈值允许使用 1.0V 或更高电压的通用输入输出 (GPIO) 接口
- 受控转换率
 - $V_{IN} = 3.3V$ 时, $t_R = 64\mu s$
- 快速输出放电 (只适用于 TPS22915)
- 超小型晶圆级芯片尺寸封装
 - 0.78mm x 0.78mm, 0.4mm 焊球间距, 高度 0.5mm (YFP)
- 静电放电 (ESD) 性能经测试符合 JESD 22 规范
 - 2kV 人体模型 (HBM) 和 1kV 充电器件模型 (CDM)

2 应用范围

- 智能手机/手机
- 超薄 / Ultrabook™ / 笔记本电脑
- 平板电脑/平板手机
- 可佩戴技术
- 固态硬盘
- 数码照相机

4 简化电路原理图



3 说明

TPS22914B/15B 是一款小型, 低 R_{ON} , 单通道负载开关, 此负载开关具有受控转换率。此器件包括一个可在 1.05V 至 5.5V 输入电压范围内运行的 N 通道金属氧化物半导体场效应晶体管 (MOSFET), 并可支持 2A 的最大持续电流。此开关由一个开/关输入控制, 此输入能够与低电压控制信号直接对接。

小尺寸和低 R_{ON} 使得此器件非常适合于空间受限、电池供电类应用。此开关的宽输入电压范围使得它成为针对很多不同电压轨的多用途解决方案。器件的受控上升时间大大减少了由大容量负载电容导致的涌入电流, 从而减少或消除了电源消耗。通过集成一个在开关关闭时实现快速输出放电 (QOD) 的 143Ω 下拉电阻器, TPS22915 进一步减少了总体解决方案尺寸。


TPS22914B/15B 采用小型、节省空间的 0.78 mm x 0.78 mm, 0.4mm 焊球间距, 高度 0.5mm, 4 引脚晶圆级芯片尺寸 (WCSP) 封装 (YFP)。器件在自然通风环境下的额定运行温度范围为 -40°C 至 85°C。

器件信息⁽¹⁾

产品型号	封装	封装尺寸 (标称值)
TPS22915B	芯片尺寸球状引脚 栅格阵列 (DSBGA) (4)	0.78mm x 0.78mm
TPS22914B		

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

R_{ON} 与 V_{IN} 之间的关系 ($I_{OUT} = -200mA$)



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

English Data Sheet: [SLVSCO0](#)

目 录

1	特性	1	9	Detailed Description	10
2	应用范围	1	9.1	Overview	10
3	说明	1	9.2	Functional Block Diagram	10
4	简化电路原理图	1	9.3	Feature Description	10
5	修订历史记录	2	9.4	Device Functional Modes	11
6	Device Comparison Table	3	10	Application and Implementation	11
7	Pin Configuration and Functions	3	10.1	Application Information	11
8	Specifications	4	10.2	Typical Application	11
8.1	Absolute Maximum Ratings	4	11	Power Supply Recommendations	14
8.2	Handling Ratings	4	12	Layout	14
8.3	Recommended Operating Conditions	4	12.1	Layout Guidelines	14
8.4	Thermal Information	4	12.2	Layout Example	15
8.5	Electrical Characteristics	5	13	器件和文档支持	16
8.6	Switching Characteristics	6	13.1	Trademarks	16
8.7	Typical DC Characteristics	7	13.2	Electrostatic Discharge Caution	16
8.8	Typical AC Characteristics	9	13.3	术语表	16
			14	机械封装和可订购信息	16

5 修订历史记录**Changes from Original (June 2014) to Revision A****Page**

- | | |
|---------------|---|
| • 完整版的最初发布版本。 | 1 |
|---------------|---|
-

6 Device Comparison Table

DEVICE	R _{ON} at 3.3V (TYP)	t _R at 3.3V (TYP)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22914B	38 mΩ	64 µs	No	2 A	Active High
TPS22915B	38 mΩ	64 µs	Yes	2 A	Active High

7 Pin Configuration and Functions





Table 1. Pin Description

B	ON	GND
A	VIN	VOUT
	2	1

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
VOUT	A1	O	Switch output. Place ceramic bypass capacitor(s) between this pin and GND. See the Detailed Description section for more information.
VIN	A2	I	Switch input. Place ceramic bypass capacitor(s) between this pin and GND. See the Detailed Description section for more information.
GND	B1	-	Device ground.
ON	B2	I	Active high switch control input. Do not leave floating.

8 Specifications

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
V _{IN}	Input voltage range	-0.3	6	V
V _{OUT}	Output voltage range	-0.3	6	V
V _{ON}	ON voltage range	-0.3	6	V
I _{MAX}	Maximum continuous switch current		2	A
I _{PLS}	Maximum pulsed switch current, pulse < 300 µs, 2% duty cycle		2.5	A
T _J	Maximum junction temperature		125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

8.2 Handling Ratings

		MIN	MAX	UNIT
T _{stg}	Storage temperature range	-65	150	°C
T _{LEAD}	Maximum lead temperature (10-s soldering time)		300	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V _{IN}	Input voltage range	1.05	5.5	V	
V _{ON}	ON voltage range	0	5.5	V	
V _{OUT}	Output voltage range		V _{IN}	V	
V _{IH, ON}	High-level input voltage, ON	V _{IN} = 1.05 V to 5.5 V	1	5.5	V
V _{IL, ON}	Low-level input voltage, ON	V _{IN} = 1.05 V to 5.5 V	0	0.5	V
T _A	Operating free-air temperature range ⁽¹⁾	-40	85	°C	
C _{IN}	Input Capacitor	1 ⁽²⁾		µF	

- (1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(MAX)}], the maximum power dissipation of the device in the application [P_{D(MAX)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(MAX)} = T_{J(MAX)} - ($\theta_{JA} \times P_{D(MAX)}$).
- (2) Refer to *Detailed Description* section

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS22914 / TPS22915	UNIT	
	YFP		
	4 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	193	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	2.3	
R _{θJB}	Junction-to-board thermal resistance	36	
Ψ _{JT}	Junction-to-top characterization parameter	12	
Ψ _{JB}	Junction-to-board characterization parameter	36	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

8.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ (Full). Typical values are for $T_A = 25^{\circ}\text{C}$.


PARAMETER		TEST CONDITION	T_A	MIN	TYP	MAX	UNIT
I_Q, V_{IN}	Quiescent current	$V_{ON} = 5\text{ V}, I_{OUT} = 0\text{ A}$	Full	$V_{IN} = 5.5\text{ V}$	7.7	10.8	μA
				$V_{IN} = 5.0\text{ V}$	7.6	9.6	
				$V_{IN} = 3.3\text{ V}$	7.7	9.6	
				$V_{IN} = 1.8\text{ V}$	8.4	11.0	
				$V_{IN} = 1.2\text{ V}$	7.4	10.4	
				$V_{IN} = 1.05\text{ V}$	6.7	10.9	
I_{SD}, V_{IN}	Shutdown current	$V_{ON} = 0\text{ V}, V_{OUT} = 0\text{ V}$	Full	$V_{IN} = 5.5\text{ V}$	0.5	2	μA
				$V_{IN} = 5.0\text{ V}$	0.5	2	
				$V_{IN} = 3.3\text{ V}$	0.5	2	
				$V_{IN} = 1.8\text{ V}$	0.5	2	
				$V_{IN} = 1.2\text{ V}$	0.4	2	
				$V_{IN} = 1.05\text{ V}$	0.4	2	
I_{ON}	ON pin input leakage current	$V_{IN} = 5.5\text{ V}, I_{OUT} = 0\text{ A}$	Full		0.1		μA
R_{ON}	On-Resistance	$V_{IN} = 5.5\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	37	40	$\text{m}\Omega$	
			Full		51		
		$V_{IN} = 5.0\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	37	41	$\text{m}\Omega$	
			Full		51		
		$V_{IN} = 4.2\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	37	41	$\text{m}\Omega$	
			Full		52		
		$V_{IN} = 3.3\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	38	41	$\text{m}\Omega$	
			Full		52		
		$V_{IN} = 2.5\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	38	42	$\text{m}\Omega$	
			Full		53		
		$V_{IN} = 1.8\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	43	48	$\text{m}\Omega$	
			Full		59		
		$V_{IN} = 1.2\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	52	61	$\text{m}\Omega$	
			Full		73		
		$V_{IN} = 1.05\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	63	96	$\text{m}\Omega$	
			Full		102		
V_{HYS}	ON pin hysteresis	$V_{IN} = 5.5\text{ V}$	Full	102			mV
		$V_{IN} = 5.0\text{ V}$	Full	100			
		$V_{IN} = 3.3\text{ V}$	Full	98			
		$V_{IN} = 2.5\text{ V}$	Full	96			
		$V_{IN} = 1.8\text{ V}$	Full	96			
		$V_{IN} = 1.2\text{ V}$	Full	94			
		$V_{IN} = 1.05\text{ V}$	Full	92			
R_{PD} ⁽¹⁾	Output pull down resistor	$V_{IN} = V_{OUT} = 3.3\text{ V}, V_{ON} = 0\text{ V}$	Full	143	200	Ω	

(1) TPS22915B only.

8.6 Switching Characteristics

Refer to the timing test circuit in [Figure 1](#) (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where VIN is already in steady state condition before the ON pin is asserted high.

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{IN} = 5 V, V_{ON} = 5 V, T_A = 25°C (unless otherwise noted)					
t _{ON} Turn-on time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	104			μs
t _{OFF} Turn-off time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2			μs
t _R V _{OUT} rise time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	89			μs
t _F V _{OUT} fall time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2			μs
t _D Delay time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	59			μs
V_{IN} = 3.3 V, V_{ON} = 5 V, T_A = 25°C (unless otherwise noted)					
t _{ON} Turn-on time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	83			μs
t _{OFF} Turn-off time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2			μs
t _R V _{OUT} rise time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	64			μs
t _F V _{OUT} fall time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2			μs
t _D Delay time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	52			μs
V_{IN} = 1.05 V, V_{ON} = 5 V, T_A = 25°C (unless otherwise noted)					
t _{ON} Turn-on time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	61			μs
t _{OFF} Turn-off time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	3			μs
t _R V _{OUT} rise time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	28			μs
t _F V _{OUT} fall time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2			μs
t _D Delay time	R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	47			μs



A. Rise and fall times of the control signal is 100ns

Figure 1. Test Circuit




Figure 2. Timing Waveforms

8.7 Typical DC Characteristics





Figure 3. I_Q vs V_{IN}

Figure 4. I_{SD} vs V_{IN}





Figure 5. R_{ON} vs T_J

Figure 6. R_{ON} vs V_{IN}





Figure 7. R_{ON} vs I_{OUT}

Figure 8. V_{IL} vs V_{IN}

Typical DC Characteristics (continued)






Figure 11. R_{PD} vs V_{IN}

8.8 Typical AC Characteristics




Figure 12. t_R vs V_{IN}




Figure 13. t_D vs V_{IN}




Figure 14. t_F vs V_{IN}




Figure 15. t_{OFF} vs V_{IN}




Figure 16. t_{ON} vs V_{IN}


9 Detailed Description

9.1 Overview

The device is a 5.5-V, 2-A load switch in a 4-pin YFP package. To reduce voltage drop for low voltage and high current rails, the device implements an ultra-low resistance N-channel MOSFET which reduces the drop out voltage through the device.

The device has a controlled and fixed slew rate which helps reduce or eliminate power supply droop due to large inrush currents. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 On/Off Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.0-V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

Feature Description (continued)

9.3.2 Input Capacitor (C_{IN})

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.3.3 Output Capacitor (C_L)

Due to the integrated body diode in the MOSFET, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup.

9.4 Device Functional Modes

Table 2 describes the connection of the VOUT pin depending on the state of the ON pin.

Table 2. VOUT Connection

ON	TPS22914	TPS22915
L	Open	GND
H	VIN	VIN

10 Application and Implementation

10.1 Application Information

This section will highlight some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com for further aid.

10.2 Typical Application

This typical application demonstrates how the TPS22914 and TPS22915 can be used to power downstream modules.




Figure 17. Typical Application Schematic

10.2.1 Design Requirements

For this design example, use the following as the input parameters:

DESIGN PARAMETER	EXAMPLE VALUE
V_{IN}	5.0 V
Load Current	2 A

10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V_{IN} voltage
- Load Current

10.2.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the VIN conditions of the device. Refer to the R_{ON} specification of the device in the [Electrical Characteristics](#) table of this datasheet. Once the R_{ON} of the device is determined based upon the VIN conditions, use [Equation 1](#) to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON} \quad (1)$$

Where:

ΔV = voltage drop from VIN to VOUT

I_{LOAD} = load current

R_{ON} = On-resistance of the device for a specific V_{IN}

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

10.2.2.2 Inrush Current

To determine how much inrush current will be caused by the C_L capacitor, use [Equation 2](#):

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt} \quad (2)$$

Where:

I_{INRUSH} = amount of inrush caused by C_L

C_L = capacitance on VOUT

dt = rise time in VOUT during the ramp up of VOUT when the device is enabled

dV_{OUT} = change in VOUT during the ramp up of VOUT when the device is enabled

An appropriate C_L value should be placed on VOUT such that the I_{MAX} and I_{PLS} specifications of the device are not violated.




Figure 18. Inrush Current ($V_{IN} = 5$ V, $C_L = 47$ μ F)

10.2.3 Application Curves




Figure 19. t_R at $V_{IN} = 5 \text{ V}$




Figure 20. t_F at $V_{IN} = 5 \text{ V}$




Figure 21. t_R at $V_{IN} = 3.3 \text{ V}$




Figure 22. t_F at $V_{IN} = 3.3 \text{ V}$




Figure 23. t_R at $V_{IN} = 1.05 \text{ V}$




Figure 24. t_F at $V_{IN} = 1.05 \text{ V}$

11 Power Supply Recommendations

The device is designed to operate from a VIN range of 1.05 V to 5.5 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1- μ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 1 μ F may be sufficient.

12 Layout

12.1 Layout Guidelines

1. VIN and VOUT traces should be as short and wide as possible to accommodate for high current.
2. The VIN pin should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1- μ F ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
3. The VOUT pin should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device pins as possible.

12.1.1 Thermal Considerations

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(\max)}$ for a given output current and ambient temperature, use [Equation 3](#):

$$P_{D(\max)} = \frac{T_{J(\max)} - T_A}{\theta_{JA}} \quad (3)$$

Where:

$P_{D(\max)}$ = maximum allowable power dissipation

$T_{J(\max)}$ = maximum allowable junction temperature (125°C for the TPS22914/15)

T_A = ambient temperature of the device

θ_{JA} = junction to air thermal impedance. Refer to the [Thermal Information](#) table. This parameter is highly dependent upon board layout.

12.2 Layout Example




Figure 25. Recommended Board Layout

13 器件和文档支持

13.1 Trademarks

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 术语表

[SLYZ022 — TI 术语表](#)。

这份术语表列出并解释术语、首字母缩略词和定义。

14 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品	应用
数字音频	www.ti.com.cn/audio
放大器和线性器件	www.ti.com.cn/amplifiers
数据转换器	www.ti.com.cn/dataconverters
DLP® 产品	www.dlp.com
DSP - 数字信号处理器	www.ti.com.cn/dsp
时钟和计时器	www.ti.com.cn/clockandtimers
接口	www.ti.com.cn/interface
逻辑	www.ti.com.cn/logic
电源管理	www.ti.com.cn/power
微控制器 (MCU)	www.ti.com.cn/microcontrollers
RFID 系统	www.ti.com.cn/rfidsys
OMAP应用处理器	www.ti.com/omap
无线连通性	www.ti.com.cn/wirelessconnectivity
	德州仪器在线技术支持社区 www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号, 中建大厦32 楼邮政编码: 200122
Copyright © 2014, 德州仪器半导体技术 (上海) 有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22914BYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S3 K	Samples
TPS22914BYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S3 K	Samples
TPS22914CYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S6	Samples
TPS22914CYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S6	Samples
TPS22915BYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S4 K	Samples
TPS22915BYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S4 K	Samples
TPS22915CYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S7	Samples
TPS22915CYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S7	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

15-Mar-2018

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22914BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914BYFPR	DSBGA	YFP	4	3000	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22914BYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914BYFPT	DSBGA	YFP	4	250	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22914CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.72	2.0	8.0	Q1
TPS22914CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915BYFPR	DSBGA	YFP	4	3000	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22915BYFPT	DSBGA	YFP	4	250	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22915CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.72	2.0	8.0	Q1
TPS22915CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.72	2.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22914BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22914BYFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
TPS22914BYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22914BYFPT	DSBGA	YFP	4	250	220.0	220.0	35.0
TPS22914CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22914CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22915BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22915BYFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
TPS22915BYFPT	DSBGA	YFP	4	250	220.0	220.0	35.0
TPS22915CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22915CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0




PACKAGE OUTLINE

YFP0004



DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4223507/A 01/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFP0004

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:50X



SOLDER MASK DETAILS
NOT TO SCALE

4223507/A 01/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFP0004

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:50X

4223507/A 01/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会配有任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确规定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司