

## TPS61230A 采用 2.0mm x 2.0mm VQFN 封装的 5V/6A 高效升压转换器

### 1 特性

- 输入电压范围：2.5V 至 4.5V
- 输出电压范围：2.5V 至 5.5V
- 两个 21mΩ (LS)/18mΩ (HS) 金属氧化物半导体场效应晶体管 (MOSFET)
- 20μA 静态电流
- 6A 谷值开关电流限值
- 1.15MHz 准恒定开关频率
- 轻负载条件下以脉频调制 (PFM) 模式运行
- 1.05ms 软启动时间
- 真正实现负载断开连接
- 不支持在  $V_{in} > V_{out}$  时运行
- 输出短路保护
- 过压保护
- 热关断
- 采用 2.0mm x 2.0mm 7 引脚超薄四方扁平无引线 (VQFN) 封装

### 2 应用

- 移动电源、备用电池
- USB 电源
- 平板电脑
- 音频功率放大器
- 电池供电类产品

### 3 说明

TPS61230A 器件是一款高效全集成同步升压转换器。该器件集成了 6A、21mΩ 和 18mΩ 电源开关。当以 2.5V 输入电源供电时，该开关能够在 5V 输出下提供高达 2.4A 的输出电流。凭借低  $R_{DS\_ON}$  开关，该器件的功率转换效率高达 96%，最大限度降低了紧凑型封装中的热应力。

典型运行频率为 1.15MHz，因此可使用小型电感和电容实现小型封装尺寸。TPS61230A 通过一个外部电阻分压器提供可调节输出电压。

在轻载条件下，TPS61230A 自动进入 PFM 操作模式，从而在最低静态电流下实现效率最大化。在关断期间，通过将 EN 引脚拉至逻辑低电平，负载可与输入完全断开，输入流耗同时降至 1.0μA 以下。


该器件在输出短路时进入断续保护模式并在短路结束后自动恢复正常。集成了其他特性，如输出过压保护和热关断保护。

该器件采用 2.00mm x 2.00mm x 0.9mm VQFN 封装，所需外部组件最少。


#### 器件信息

器件编号	封装	封装尺寸 (标称值)
TPS61230A	VQFN (7)	2.00mm x 2.00mm

#### 典型应用



#### 效率



D001



## 目录

<p><b>1 特性</b> ..... 1</p> <p><b>2 应用</b> ..... 1</p> <p><b>3 说明</b> ..... 1</p> <p><b>4 修订历史记录</b> ..... 2</p> <p><b>5 Device Comparison Table</b> ..... 3</p> <p><b>6 Pin Configuration and Functions</b> ..... 3</p> <p><b>7 Specifications</b> ..... 4</p> <p>    7.1 Absolute Maximum Ratings ..... 4</p> <p>    7.2 ESD Ratings ..... 4</p> <p>    7.3 Recommended Operating Conditions ..... 4</p> <p>    7.4 Thermal Information ..... 4</p> <p>    7.5 Electrical Characteristics ..... 5</p> <p>    7.6 Typical Characteristics ..... 6</p> <p><b>8 Detailed Description</b> ..... 8</p> <p>    8.1 Overview ..... 8</p> <p>    8.2 Functional Block Diagram ..... 8</p> <p>    8.3 Feature Description ..... 9</p> <p>    8.4 Device Functional Modes ..... 11</p>	<p><b>9 Application and Implementation</b> ..... 12</p> <p>    9.1 Application Information ..... 12</p> <p>    9.2 Typical Applications ..... 12</p> <p><b>10 Power Supply Recommendations</b> ..... 17</p> <p><b>11 Layout</b> ..... 18</p> <p>    11.1 Layout Guidelines ..... 18</p> <p>    11.2 Layout Example ..... 18</p> <p>    11.3 Thermal Considerations ..... 18</p> <p><b>12 器件和文档支持</b> ..... 20</p> <p>    12.1 器件支持 ..... 20</p> <p>    12.2 文档支持 ..... 20</p> <p>    12.3 接收文档更新通知 ..... 20</p> <p>    12.4 社区资源 ..... 20</p> <p>    12.5 商标 ..... 20</p> <p>    12.6 静电放电警告 ..... 20</p> <p>    12.7 Glossary ..... 20</p> <p><b>13 机械、封装和可订购信息</b> ..... 20</p>
---	---

## 4 修订历史记录


Changes from Original (July 2016) to Revision A	Page
• 已更改 产品预览至量产数据 .....	1

## 5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE
TPS61230A	Adjustable
TPS61230xA <sup>(1)</sup>	Fixed Vout, 3.7, 4.3, 4.5, 4.8, 5.0, 5.1, 5.4

(1) Product Preview: Contact TI factory for more information.

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NUMBER		
CBST	1	I	Boot strap capacitor for the supply of high-side MOSFET driver. An external capacitor is required between the SW and CBST pins to provide supply voltage to the high-side MOSFET gate driver.
EN	2	I	This is the enable pin of the device. Connecting this pin to ground ( $< 0.4\text{ V}$ ) forces the device into shutdown mode. Pulling this pin to high ( $> 1.2\text{ V}$ ) enables the device. This pin must be terminated but not floating.
FB	3	I	Voltage feedback of adjustable output voltage. Connecting a resistor divider network from the output of the converter to the FB pin. Must be connected to VOUT on fixed output voltage version.
VIN	4	I	Supply voltage for the internal circuitry.
SW	5	I/O	Switching node of the boost regulator. It is connected to the drain of the internal low side power FET and the source of the internal high-side power FET.
GND	6	–	Ground pin. Return for the internal voltage reference and analog circuits, also the source terminal of the low-side FET switch.
VOUT	7	O	Boost converter output.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage range at terminals <sup>(2)</sup>	V <sub>IN</sub> , EN, V <sub>OUT</sub> , FB	-0.3	6	V
	SW	-0.3	7	V
	C <sub>BST</sub>	-0.3	12	V
Operating junction temperature range, T <sub>J</sub>		-40	150	°C
Storage temperature range, T <sub>stg</sub>		-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 7.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range	2.5		4.5	V
V <sub>OUT</sub>	Output voltage range			5.5	V
L	Effective inductance range	0.47	1	1.3	μH
C <sub>1</sub>	Effective input capacitance range	1	10		μF
C <sub>O</sub>	Effective output capacitance range	15	22	80	μF
T <sub>J</sub>	Operating junction temperature	-40		125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS61230A	UNIT
		RNS (VQFN)	
		7 PIN	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (no vias)	93	°C/W
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (with vias underneath)	56	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	28.4	°C/W
R <sub>θJC</sub>	Junction-to-case thermal resistance	57.8	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.0	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	28.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

$T_J = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$  and  $V_{IN} = 3.6\text{ V}$ . Typical values are at  $T_J = 25\text{ }^{\circ}\text{C}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Power Supply</b>						
$V_{IN}$	Input voltage range		2.5		4.5	V
$V_{VIN\_UVLO}$	Input under voltage lockout	$V_{IN}$ rising			2.5	V
$V_{VIN\_HYS}$	VIN UVLO hysteresis			150		mV
$I_{Q\_VIN}$	Quiescent current into VIN pin	IC enabled, No load, No Switching, $V_{OUT} = 5\text{ V}$ , $V_{IN} = 4.2\text{ V}$		20	50	$\mu\text{A}$
$I_{Q\_VOUT}$	Quiescent current into VOUT pin	IC enabled, No load, No Switching $V_{OUT} = 5\text{ V}$		25	55	$\mu\text{A}$
$I_{SD}$	Shutdown current into VIN	IC disabled, $T_J < 85\text{ }^{\circ}\text{C}$ , $V_{IN} = 4.2\text{ V}$		0.2	1	$\mu\text{A}$
<b>Output</b>						
$V_{OUT}$	Output voltage range		2.5		5.5	V
$V_{FB\_PWM}$	Feedback voltage	PWM mode	1.171	1.195	1.219	V
$V_{FB\_PFM}$	Feedback voltage	PFM mode		101.2		% $V_{FB}$
$V_{OVP}$	Output overvoltage protection threshold		5.7	5.8	5.99	V
$I_{LKG\_FB}$	Leakage current into FB pin	$V_{FB} = 1.2\text{ V}$			20	nA
<b>Power Switch</b>						
$R_{DS(on)}$	High-side MOSFET on resistance	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5\text{ V}$ , $C_{BST} = 10\text{ nF}$ ,		18	35	m $\Omega$
$R_{DS(on)}$	Low-side MOSFET on resistance	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5\text{ V}$ , $C_{BST} = 10\text{ nF}$		21	36	m $\Omega$
$f_{sw}$	Switching frequency	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5\text{ V}$ , PWM Operation	805	1150	1495	kHz
$t_{ON\_min}$	Minimum on time				180	ns
$I_{LIM\_PRE}$	Pre-charge mode and short circuit current limit (DC charge mode)	Linear mode, $V_{OUT} = 2.5\text{ V}$	1.02			A
		Linear mode, $V_{OUT} = 0\text{ V}$	0.06		0.6	A
$I_{LIMIT}$	Switching valley current limit		4.8	6.3	7.8	A
$t_{startup}$	Soft Start time (boost)	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5\text{ V}$	0.3	1.05	1.9	ms
$T_{SD}$	Thermal shutdown threshold	$T_J$ rising		160		$^{\circ}\text{C}$
	Thermal shutdown hysteresis	$T_J$ falling below $T_{SD}$		10		$^{\circ}\text{C}$
<b>Protection</b>						
$T_{HC\_OFF}$	Time for the hiccup off time	$V_{IN} = 3.6\text{ V}$		23		ms
$T_{HC\_ON}$	Time for the hiccup on time	$V_{IN} = 3.6\text{ V}$		3.5		ms
<b>Logic Interface</b>						
$V_{EN\_H}$	EN Logic high threshold				1.0	V
$V_{EN\_L}$	EN Logic low threshold		0.4			V
$I_{LKG\_EN}$	EN pin input leakage current	Connected to $3.6\text{ V } V_{IN}$		0.1	0.3	$\mu\text{A}$

### 7.6 Typical Characteristics

$V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 5.0\text{ V}$ ,  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted.




图 1. Efficiency vs. Output Current




图 2. Efficiency vs. Input Voltage




图 3. Line Regulation




图 4. Load Regulation




图 5. Frequency vs. Load





图 6. High-Side FET Rdson vs Junction Temperature

Typical Characteristics (接下页)

$V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 5.0\text{ V}$ ,  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted.



## 8 Detailed Description

### 8.1 Overview


The TPS61230A is a high efficiency synchronous boost converter with integrating the 21-mΩ low side FET and 18-mΩ high side FET. The device could deliver up to 12-W output power with 5.5-V maximum output voltage from single cell Li-Iron battery. TPS61230A uses a quasi constant on-time valley current mode which provides an excellent transient response. The TPS61230xA typically operates at a quasi-constant 1.15-MHz frequency pulse width modulation (PWM) at the moderate to heavy load currents, allows the use of small inductor and capacitors to achieve a compact solution size.

During the PWM operation, a simple circuit predicts the required on time (with the  $V_{IN} / V_{OUT}$  ratio) of the low-side FET. At the beginning of each switching cycle, the low-side FET turns on and the inductor current ramps up to the peak current determined by the on-time and the inductance. Once the on-timer expires, the high-side FET turns on and the inductor current decays to a preset valley current threshold determined by the Error Amplifier's output. The switching cycle repeats again by calculating the on time and activating the low-side FET.

At the light load currents, TPS61230A operates in Power Save Mode with pulse frequency modulation (PFM) and improves the efficiency under the light load.

Internal soft-start and loop compensation simplifies the design process and minimizes the number of external components.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 8.3 Feature Description

### 8.3.1 Startup

When the device is enabled, the high-side FET turns on to charge the output capacitor linearly by a DC current which is called the pre-charge phase. The pre-charge startup phase terminates until the output voltage being close to the input voltage (typically  $V_{OUT} = V_{IN} - 115\text{mV}$ ). Once the output capacitor has been biased close to the input voltage ( $V_{OUT} = V_{IN} - 115\text{mV}$ ), the device starts switching which is called the boost soft start phase. During the soft start phase, there is a soft start voltage controlling the FB pin voltage, and the output voltage rising slope follows the soft start voltage slew rate (typically). The soft start phase completes when the soft start voltage reaches the internal reference voltage. The device begins to operate normally and regulates the output voltage at the pre-set target value.

**表 1. Start-up Mode Description**

MODE	DESCRIPTION	CONDITION
Pre-charge	Vout linearly startup without switching	$V_{OUT} < V_{IN} - 115\text{mV}$
Boost Soft Start	Vout startup with switching phase	$V_{OUT} > V_{IN} - 115\text{mV}$

### 8.3.2 Enable and Disable

The device is enabled by setting EN pin to a voltage above 1.2V. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the startup is activated and the output voltage ramps up. With the EN pin pulled to ground, the device enters into the shutdown mode. In the shutdown mode, the TPS61230A stops switching and the internal control circuitry is turned off.

### 8.3.3 Under-Voltage Lockout (UVLO)

The under voltage lockout circuit prevents the device from malfunctioning at the low input voltage of the battery from the excessive discharge. The device starts operation once the rising  $V_{IN}$  trips the under-voltage lockout threshold (UVLO), and it disables the output stage of the converter once the  $V_{IN}$  is below UVLO falling threshold.

### 8.3.4 Current Limit Operation

During the startup phase, the output current is limited to the pre-charge current limit which is proportional to the output voltage. The device could support minimum 1.0A output current at 2.5V input.


The TPS61230A employs a valley current sensing scheme at the normal boost switching phase. The switch valley current limit detection occurs during the off time through the sensing the voltage drop across the rectifier FET. If the switch valley current is lower than the valley current limit level, the device turns off the rectifier FET. The maximum continuous output current ( $I_{OUT\_LIM}$ ), prior to entering current limit operation, can be defined by:

$$I_{OUT\_LIM} = (1-D) \times (I_{VALLEY\_LIM} + \frac{1}{2} \Delta I_L) \quad (1)$$

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \quad (2)$$

$$\Delta I_L = \frac{V_{IN}}{L} \times \frac{D}{f} \quad (3)$$

If the output current is further increased and the output voltage is pulled below the input voltage, the TPS61230A enters into the hiccup protection mode. The average current and thermal will be much lowered at the hiccup steady state and the device could recovery automatically as long as the over load condition being released.


**图 13. Current Limit Operation**

### 8.3.5 Over Voltage Protection

The device stops switching as soon as the output voltage exceeds the over voltage protection (OVP) threshold. Both of the low side FET and high side FET turn off. The device resumes the normal operation when the output voltage is below the OVP threshold.

### 8.3.6 Load Disconnect

The TPS61230A disconnects the output from the input of the power supply when the device is shutdown. In case of a connected battery it prevents it from being discharged during the shutdown of the converter.

### 8.3.7 Thermal Shutdown

The TPS61230A has a built-in temperature sensor which monitors the internal junction temperature,  $T_J$ . If the junction temperature exceeds the threshold (160 °C typical), the device goes into the thermal shutdown, and the high-side and low-side FETs turn off. When the junction temperature falls below the thermal shutdown falling threshold (150 °C typical), the device resumes the operation.

## 8.4 Device Functional Modes

The TPS61230A has two operation modes, as shown in 表 2.

表 2. Operation Mode Description

MODE	DESCRIPTION	CONDITION
PWM	Boost in normal switching operation	Heavy load
PFM	Boost in power save operation	Light load

### 8.4.1 PWM Mode

The TPS61230A typically operates at a quasi-constant 1.15 MHz frequency pulse width modulation (PWM) at moderate to heavy load currents.

### 8.4.2 PFM Mode

The device integrates a power save mode with the pulse frequency modulation (PFM) to improve the efficiency at the light load. In the PFM mode, the device starts to switch when the output voltage trips below a set threshold voltage. When the output voltage ramping over the PFM threshold, the device stops switching. The DC output voltage in PFM mode rises above the nominal output voltage in PWM mode by 1.2%.




图 14. Output Voltage in PFM / PWM Mode

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS61230A is designed to operate from an input voltage supply range between 2.5 V and 4.5 V with a maximum output current of 2.4 A. The device operates in PWM mode for medium to heavy load conditions and in the PFM mode at the light load currents. In PWM mode the TPS61230A converter operates with the nominal switching frequency of 1.15 MHz which provides a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters into the PFM mode, reducing the switching frequency and minimizing the quiescent current to achieve the high efficiency over the entire load current range.

### 9.2 Typical Applications

#### 9.2.1 TPS61230A 2.5-V to 4.5-V Input, 5-V Output Converter




图 15. TPS61230A 5-V Output Typical Application

##### 9.2.1.1 TPS61230A 5-V Output Design Requirements

Use the following typical application design procedure to select the external components values for the TPS61230A device.

表 3. TPS61230A 5-V Output Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage Range	2.5 V to 4.5 V
Output Voltage	5.0 V
Output Voltage Ripple	+/- 3% $V_{OUT}$
Transient Response	+/- 10% $V_{OUT}$
Input Voltage Ripple	+/- 200mV
Output Current Rating	2.4 A
Operating frequency	1.15 MHz

##### 9.2.1.2 TPS61230A 5-V Detailed Design Procedure

表 4. TPS61230A 5-V Output List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
L	1.0 $\mu$ H, Power Inductor, XFL4020-102MEB	Coilcraft

**表 4. TPS61230A 5-V Output List of Components (接下页)**

REFERENCE	DESCRIPTION	MANUFACTURER
CIN	22 $\mu$ F 6.3V, 0805, X5R ceramic, GRM21BR61A226ME44	Murata
COUT	2 $\times$ 22 $\mu$ F 10V, 0805, X5R ceramic, GRM21BR61A226ME44	Murata
CBST	10 nF, X7R ceramic	Murata
R2	316k, Resistor, Chip, 1/10W, 1%	Vishay-Dale
R1	100k, Resistor, Chip, 1/10W, 1%	Vishay-Dale

### 9.2.1.2.1 Programming The Output Voltage

The TPS61230A's output voltage need to be programmed via an external voltage divider to set the desired output voltage.

An external resistor divider is used, as shown in 公式 4. By selecting R1 and R2, the output voltage is programmed to the desired value. When the output voltage is regulated, the typical voltage at the FB pin is  $V_{FB}$ . The following equation can be used to calculate R1 and R2.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 1.195V \times \left(1 + \frac{R1}{R2}\right) \quad (4)$$

R2 is typically around 100k $\Omega$  to ensure that the current following through R2 is at least 100 times larger than FB pin leakage current. Changing R2 towards a lower value increases the robustness against noise injection. Changing the R2 towards higher values reduces the quiescent current for achieving highest efficiency at low load currents.

For the fixed output voltage version, the FB pin must be tied to the output directly.

### 9.2.1.2.2 Inductor and Capacitor Selection

The second step is the selection of the inductor and capacitor components.

#### 9.2.1.2.2.1 Inductor Selection

A boost converter requires two main passive components for storing energy during the conversion, an inductor and an output capacitor. It is advisable to select an inductor with a saturation current rating higher than the possible peak current flowing through the power FETs. The inductor peak current varies as a function of the load, the input and output voltages and is estimated using 公式 5.

$$I_{L(PEAK)} = \frac{I_{OUT}}{(1-D) \times \eta} + \frac{1}{2} \times \frac{V_{IN} \times D}{L \times f_{SW}} \quad (5)$$

Where

$\eta$  = Power conversion estimated efficiency

Selecting an inductor with the insufficient saturation performance can lead to the excessive peak current in the converter. This could eventually harm the device and reduce reliability. It's recommended to choose the saturation current for the inductor 20%~30% higher than the  $I_{L(PEAK)}$ , from 公式 5. The following inductors are recommended to be used in designs.

**表 5. List of Inductors**

INDUCTANCE [ $\mu$ H]	CURRENT RATING [A]	DC RESISTANCE [m $\Omega$ ]	PART NUMBER	MANUFACTURER
1.0	9.0	12	744 383 560 10	Wurth
1.0	5.1	10.8	XFL4020-102MEB	Coilcraft

#### 9.2.1.2.2.2 Output Capacitor Selection

For the output capacitor, it is recommended to use small X5R or X7R ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor of 1  $\mu$ F in parallel to the large one is highly recommended. This small capacitor should be placed as close as possible to the VOUT and GND pins of the IC.

Care must be taken when evaluating a capacitor's derating under bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose as much as 50% of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance.

The ESR impact on the output ripple must be considered as well, if tantalum or electrolytic capacitors are used. Assuming there is enough capacitance such that the ripple due to the capacitance can be ignored, the ESR needed to limit the  $V_{\text{Ripple}}$  is:

$$V_{\text{Ripple(ESR)}} = I_{\text{L(PEAK)}} \times \text{ESR} \quad (6)$$

#### 9.2.1.2.2.3 Input Capacitor Selection

Multilayer X5R or X7R ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a 10  $\mu\text{F}$  input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between  $C_{\text{IN}}$  and the power source to reduce the ringing that can occur between the inductance of the power source leads and  $C_{\text{IN}}$ .

#### 9.2.1.2.3 Loop Stability, Feed Forward Capacitor

The third step is to check the loop stability. The stability evaluation is to look from a steady-state perspective at the following signals:


- Switching node, SW
- Inductor current,  $I_{\text{L}}$
- Output ripple,  $V_{\text{Ripple(OUT)}}$

When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

The load transient response is another approach to check the loop stability. During the load transient recovery time,  $V_{\text{OUT}}$  can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.


As for the heavy load transient applications such as a 2 A load step transient, a feed forward capacitor in parallel with R1 is recommended. The feed forward capacitor increases the loop bandwidth by adding a zero.

9.2.1.3 TPS61230A 5-V Output Application Performance Plots




$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6\text{ V}$ ,  $I_{OUT} = 2\text{ A}$ ,  $T_A = 25\text{ }^\circ\text{C}$ ,  $L = 1\text{ } \mu\text{H}$ ,  $C_{OUT} = 2 \times 22\text{ } \mu\text{F}$

图 16. Steady State Switching at PWM




$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $T_A = 25\text{ }^\circ\text{C}$

图 17. Steady State Switching at PFM




$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6\text{ V}$ ,  $R_{OUT} = 5\text{ } \Omega$ ,  $T_A = 25\text{ }^\circ\text{C}$

图 18. Startup by EN




$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6\text{ V}$ ,  $I_{OUT} = 0 - 2\text{ A Sweep}$ ,  $T_A = 25\text{ }^\circ\text{C}$

图 19. Load Sweep




$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6\text{ V}$ ,  $I_{OUT} = 0.1 - 1\text{ A}$  with  $10\text{ } \mu\text{s}$  slew rate,  $T_A = 25\text{ }^\circ\text{C}$

图 20. Load Transient PFM / PWM




$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6\text{ V}$ ,  $I_{OUT} = 0.5 - 1\text{ A}$  with  $10\text{ } \mu\text{s}$  slew rate,  $T_A = 25\text{ }^\circ\text{C}$

图 21. Load Transient PWM




$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6 - 4.2\text{ V}$ , Slew rate  $50\ \mu\text{s}$ ,  $I_{OUT} = 1\text{ A}$ ,  $T_A = 25\text{ }^\circ\text{C}$

图 22. Line Transient



$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6\text{ V}$ ,  $I_{OUT} = 1\text{ A}$  before short,  $T_A = 25\text{ }^\circ\text{C}$

图 23. Output Short Entry




$V_{OUT} = 5\text{ V}$ ,  $V_{IN} = 3.6\text{ V}$ ,  $I_{OUT}$  short,  $T_A = 25\text{ }^\circ\text{C}$

图 24. Output Short Steady State

### 9.2.2 Systems Example - TPS61230A with Feed Forward Capacitor for Best Transient Response

As for the heavy load transient applications such as a 2 A load step transient, a feed forward capacitor in parallel with R1 is recommended. The feed forward capacitor increases the loop bandwidth by adding a zero. This results in a lower output voltage drop, as shown in . See Application Note [SLVA289](#) for the feed forward capacitor selection.



**图 25. TPS61230A 5-V Output with Cff Typical Application**

## 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 4.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47  $\mu$ F is a typical choice.


## 11 Layout

### 11.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at the GND pin of the IC. The most critical current path for all boost converters is from the switching FET, through the synchronous FET, then the output capacitors, and back to ground of the switching FET. Therefore, the output capacitors and their traces should be placed on the same board layer as the IC and as close as possible between the IC's VOUT and GND pin.

See [图 26](#) for the recommended layout.

### 11.2 Layout Example



**图 26. Layout Recommendation**

### 11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design

## Thermal Considerations (接下页)

- Introducing airflow in the system

For more details on how to use the thermal parameters in the dissipation ratings table please check the *Thermal Characteristics Application Note* ([SZZA017](#)) and the *IC Package Thermal Metrics Application Note* ([SPRA953](#)).

## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 12.2 文档支持

#### 12.2.1 相关文档

相关文档请参见以下部分：

- 《散热特性应用手册》（文献编号：[SZZA017](#)）
- 《IC 封装热指标应用手册》（文献编号：[SPRA953](#)）

#### 12.3 接收文档更新通知

如需接收文档更新通知，请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

#### 12.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.7 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>		
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>		
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>		
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区	<a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61230ARNSR	ACTIVE	VQFN-HR	RNS	7	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	12EI	<a href="#">Samples</a>
TPS61230ARNST	ACTIVE	VQFN-HR	RNS	7	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	12EI	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61230ARNSR	VQFN-HR	RNS	7	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q1
TPS61230ARNST	VQFN-HR	RNS	7	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61230ARNSR	VQFN-HR	RNS	7	3000	210.0	185.0	35.0
TPS61230ARNST	VQFN-HR	RNS	7	250	210.0	185.0	35.0



4222253/A 09/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




# EXAMPLE STENCIL DESIGN

RNS0007A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL  
 PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 PAD 5: 79%, PADS 6 & 7: 85%  
 SCALE:30X

4222253/A 09/2015

NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或间接版权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及其应用中使用 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独自负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>		
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>		
OMAP应用处理器	<a href="http://www.ti.com.cn/omap">www.ti.com.cn/omap</a>		
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区	<a href="http://www.deyisupport.com">www.deyisupport.com</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2016, Texas Instruments Incorporated