











ZHCSGO6A - JULY 2017 - REVISED AUGUST 2017

TLV07

# TLV07 36V 精密轨到轨输出运算放大器

### 特性

- 低失调电压: 100µV(最大值)
- 轨到轨输出
- 低噪声: 19nV/√Hz
- 单位增益稳定
- RFI 滤波输入
- 输入范围包括负电源
- 轨到轨输出
- 增益带宽: 1MHz
- 低静态电流: 930µA
- 全工业温度范围: -40°C 至 +125°C
- 采用符合行业标准的 8 引脚 SOIC 封装

#### 2 应用

- 电池测试仪
- 电源模块内的跟踪放大器
- 商用电源
- 变频器放大器
- 温度测量
- 应力计放大器

### 3 说明

TLV07 器件是使用 TI 激光修整运算放大器技术制造的 一款 36V、单电源、低噪声、精密运算放大器。每个 放大器的输入失调电压均在生产中经过修整,从而获得 100μV (最大值)的低失调电压。

TLV07 具有出色的直流精度和交流性能,包括轨到轨 输出、低失调电压(最大值 ±100μV)和 1MHz 带宽。 TLV07 可在 G = 1 且电容负载高达 200pF 时保持稳 定。输入可在负电源轨以下 100mV 以及正电源轨 2V 之内工作。这种宽输入电压范围与 120dB 的高 CMRR 特性相结合,使得 TLV07 非常适合在同相配置下工


TLV07 运算放大器的额定工作温度范围为 -40°C 至 +125°C。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TLV07	SOIC (8)	4.90mm x 3.91mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附

#### 具有增益的单极低通滤波器



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$



	<b></b>	L C		
1	特性		7.4 Device Functional Modes	10
2	应用 1	8	Application and Implementation	1
3	说明 1		8.1 Application Information	17
4	修订历史记录 2		8.2 Typical Application	1
5	Pin Configuration and Functions3	9	Power Supply Recommendations	18
6	Specifications4	10	Layout	19
	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	
	6.2 ESD Ratings		10.2 Layout Example	
	6.3 Recommended Operating Conditions 4	11	器件和文档支持	
	6.4 Thermal Information: TLV07 4		11.1 器件支持	2º
	6.5 Electrical Characteristics5		11.2 文档支持	2
	6.6 Typical Characteristics 6		11.3 社区资源	
7	Detailed Description 13		11.4 商标	
	7.1 Overview		11.5 静电放电警告	
	7.2 Functional Block Diagram		11.6 Glossary	
	7.3 Feature Description	12	机械、封装和可订购信息	22


# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Cł	nanges from Original (July 2017) to Revision A	Page
•	首次发布生产数据数据表	1



# **5 Pin Configuration and Functions**



### (1) NC- no internal connection

### **Pin Functions: TLV07**

NAME	NO.	I/O	DESCRIPTION					
-IN	2	I	ative (inverting) input					
+IN	3	I	e (non-inverting) input					
NC	1, 5, 8	_	ternal connection (can be left floating)					
OUT	6	0	Output					
V+	7	_	Positive (highest) power supply					
V-	4	_	Negative (lowest) power supply					



### 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted. (1)

	MIN	MAX	UNIT
Supply voltage	-20	20	V
Single supply voltage		40	V
Signal input pin voltage	(V-) - 0.5	(V+) + 0.5	<b>V</b>
Signal input pin current	-10	10	mA
Output short-circuit current <sup>(2)</sup>	Conti	Continuous	
Operating ambient temperature, T <sub>A</sub>	-40	125	°C
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
\/	Floatroatatia diagharga	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage $(V_S = V+ - V-)$	2.7	36	V
T <sub>A</sub>	Operating temperature	-40	125	°C

#### 6.4 Thermal Information: TLV07

		TLV07	
	THERMAL METRIC	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	149.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	97.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87.7	°C/W
ΤιΨ	Junction-to-top characterization parameter	35.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	89.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	°C/W

<sup>(2)</sup> Short-circuit to ground, one amplifier per package.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

at  $T_A$  = 25°C, V+ = +15 V, V- = -15 V,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted).

	PARAMETER	$\frac{\text{CM} = V_{\text{OUT}} = V_{\text{S}} / 2, \text{ and } K_{\text{L}} = 10 \text{ K} 2 \text{ Confidence}}{\text{TEST CONDITIONS}}$	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE					
Vos	Input offset voltage			50	±100	μV
dV <sub>OS</sub> /dT	Input offset voltage drift	T <sub>A</sub> = -40°C to 125°C		±0.9		μV/°C
PSRR	Input offset voltage vs power supply	V <sub>S</sub> = 2.7 V to 36 V		0.3		μV/V
INPUT BI	AS CURRENT					
	Input bias current			±40		pA
I <sub>B</sub>	input bias current	$T_A = -40$ °C to 125°C		±3		nA
I <sub>OS</sub>	Input offset current			±4		pA
NOISE						
	Input voltage noise	f = 0.1 Hz to 10 Hz		2.7		$\mu V_{PP}$
e <sub>n</sub>	Input voltage noise density	f = 1  kHz		19		nV/√ <del>Hz</del>
INPUT VO	OLTAGE					
$V_{\text{CM}}$	Common-mode voltage range		(V-) - 0.1		(V+) - 2	V
CMRR	Common-mode rejection ratio	$V_S = \pm 18 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V}$	104	120		dB
INPUT IM	IPEDANCE					
	Differential			100    3		$M\Omega \parallel pF$
	Common-mode			6    3		$10^{12} \Omega \parallel pF$
OPEN-LO	OOP GAIN					
A <sub>OL</sub>	Open-loop voltage gain	(V–) + 0.35 V < V <sub>O</sub> < (V+) – 0.35 V	110	130		dB
FREQUE	NCY RESPONSE					
GBP	Gain bandwidth product			1		MHz
SR	Slew rate	G = 1		0.4		V/µs
		To 0.1%, V <sub>S</sub> = ±18 V, G = +1, 10-V step		20		μs
$t_S$	Settling time	To 0.01% (12-bit), $V_S = \pm 18 \text{ V}$ G = 1		28		μs
		10-V step				
OUTPUT			1			
Vo	Voltage output swing from rail	$R_L = 10 \text{ k}\Omega$		120		mV
I <sub>SC</sub>	Short-circuit current			17		mA
R <sub>O</sub>	Open-loop output resistance	f = 1  MHz $I_O = 0 \text{ A}$		900		Ω
POWER S	SUPPLY					
$I_Q$	Quiescent current per amplifier	I <sub>O</sub> = 0 A		930	1800	μΑ
TEMPER	ATURE					
	Specified range		-40		125	°C
	Operating range		-40		125	°C




# 6.6 Typical Characteristics

 $V_S$  = ±18 V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 100 pF, (unless otherwise noted)


### 表 1. Characteristic Performance Measurements

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	图 1
Offset Voltage Drift Distribution	图 2
Offset Voltage vs Temperature	图 3
Offset Voltage vs Common-Mode Voltage	图 4
Offset Voltage vs Power Supply	图 5
I <sub>B</sub> and I <sub>OS</sub> vs Common-Mode Voltage	图 6
Input Bias Current vs Temperature	图 7
Output Voltage Swing vs Output Current (Maximum Supply)	图 8
CMRR and PSRR vs Frequency (Referred-to-Input)	图 9
CMRR vs Temperature	图 10
PSRR vs Temperature	图 11
0.1-Hz to 10-Hz Noise	图 12
Input Voltage Noise Spectral Density vs Frequency	图 13
THD+N Ratio vs Frequency	图 14
THD+N vs Output Amplitude	图 15
Quiescent Current vs Temperature	图 16
Quiescent Current vs Supply Voltage	图 17
Open-Loop Gain and Phase vs Frequency	图 18
Closed-Loop Gain vs Frequency	图 19
Open-Loop Gain vs Temperature	图 20
Open-Loop Output Impedance vs Frequency	图 21
No Phase Reversal	图 22
Positive Overload Recovery	图 23
Negative Overload Recovery	图 24
Small-Signal Step Response	图 25,图 26
Large-Signal Step Response	图 27, 图 28
Large-Signal Settling Time	图 29
Short-Circuit Current vs Temperature	图 30
Maximum Output Voltage vs Frequency	图 31
EMIRR IN+ vs Frequency	图 32



































### 7 Detailed Description

#### 7.1 Overview

The TLV07 operational amplifier provides high overall performance, making the device suitable for many general-purpose applications. The excellent offset drift of only 0.9  $\mu$ V/°C provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, and A<sub>OL</sub>.

### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



#### 7.3 Feature Description

#### 7.3.1 Operating Characteristics

The TLV07 op amp is specified for operation from 2.7 V to 36 V (±1.35 V to ±18 V). Many of the specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in *Typical Characteristics*.

#### 7.3.2 Phase-Reversal Protection

The TLV07 has an internal phase-reversal protection. Many operational amplifiers exhibit a phase reversal when the input drives beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input drives beyond the specified common-mode voltage range, which causes the output to reverse into the opposite rail. The input of the TLV07 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in  $\boxed{8}$  33.




图 33. No Phase Reversal


#### 7.3.3 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. The questions typically focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Internal electrostatic discharge (ESD) protection is built into the circuits to protect the circuits from accidental ESD events before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance of the circuitry to an electrical overstress event is helpful. 34 shows the ESD circuits contained in the TLV07 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at the power-supply ESD cell, an absorption device, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



### Feature Description (接下页)



Copyright © 2017, Texas Instruments Incorporated

#### 图 34. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the TLV07, but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (see 34), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

 $\boxtimes$  34 shows a specific example where the input voltage (V<sub>IN</sub>) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher V<sub>IN</sub>. As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current,  $V_{IN}$  sources current to the operational amplifier and becomes the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.



### Feature Description (接下页)

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V-) are at 0 V. This question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see 34. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

The TLV07 input pins are protected from excessive differential voltage with back-to-back diodes; see 34. In most circuit applications, the input protection circuitry has no effect. However, in low-gain or G = 1 circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, use an input series resistor to limit the input signal current.

#### 7.4 Device Functional Modes

#### 7.4.1 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from the saturated state to the linear state. The output devices of the op amp enter the saturation region when the output voltage exceeds the rated operating voltage resulting from the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices must have time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. As a result, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV07 is approximately  $2~\mu s$ .



### 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TLV07 op amp provides high overall performance in a large number of general-purpose applications. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1-µF capacitors are adequate. Follow the additional recommendations in *Layout Guidelines* to achieve the maximum performance from this device. Many applications may introduce capacitive loading to the output of the amplifier, potentially causing instability. Add an isolation resistor between the amplifier output and the capacitive load to stabilize the amplifier. *Typical Application* shows the design process for selecting this resistor.

#### 8.2 Typical Application

This circuit can drive capacitive loads such as cable shields, reference buffers, MOSFET gates, and diodes. The circuit uses an isolation resistor ( $R_{\rm ISO}$ ) to stabilize the output of an op amp.  $R_{\rm ISO}$  modifies the open-loop gain of the system to ensure the circuit has sufficient phase margin.




图 35. Unity-Gain Buffer With R<sub>ISO</sub> Stability Compensation

#### 8.2.1 Design Requirements

The design requirements are:

- Supply voltage: 30 V (±15 V)
- Capacitive loads: 100 pF, 1000 pF, 0.01 μF, 0.1 μF, and 1 μF
- Phase margin: 45° and 60°

#### 8.2.2 Detailed Design Procedure

图 35 shows a unity-gain buffer driving a capacitive load. 公式 1 shows the transfer function for the circuit in 图 35. 图 35 does not show the open-loop output resistance of the op amp (R<sub>O</sub>).

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s}$$
(1)

The transfer function shown in  $\Delta \vec{x}$  1 has a pole and a zero. (R<sub>O</sub> + R<sub>ISO</sub>) and C<sub>LOAD</sub> determine the frequency of the pole (f<sub>p</sub>). The R<sub>ISO</sub> and C<sub>LOAD</sub> components determine the frequency of the zero (f<sub>z</sub>). A stable system is obtained by selecting R<sub>ISO</sub> such that the rate of closure (ROC) between the open-loop gain (A<sub>OL</sub>) and 1/β is 20 dB/decade.



### Typical Application (接下页)

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of R <sub>O</sub>. In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and ac gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. These measurements then calculate phase margin. 表 2 shows the overshoot percentage and ac gain peaking that correspond to phase margins of 45° and 60°. For more details on this design and other alternative devices that can be used in place of the TLV07, see *Capacitive Load Drive Solution Using an Isolation Resistor* 

表 2. Phase Margin versus Overshoot and AC Gain Peaking

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING			
45°	23.3%	2.35 dB			
60°	8.8%	0.28 dB			

#### 8.2.3 Application Curve

The values of R<sub>ISO</sub> that yield phase margins of 45° and 60° for various capacitive loads are determined using the described methodology ₹ 36 shows the results.




图 36. Isolation Resistor Required for Various Capacitive Loads to Achieve a Target Phase Margin

### 9 Power Supply Recommendations

The TLV07 is specified for operation from 2.7 V to 36 V (±1.35 V to ±18 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Typical Characteristics*.

#### **CAUTION**

Supply voltages larger than 40 V can permanently damage the device; see *Absolute Maximum Ratings*.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Guidelines*.



### 10 Layout

#### 10.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in ☒ 38, keeping R<sub>F</sub> and R<sub>G</sub> close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



### 10.2 Layout Example




图 37. Schematic Representation of a Non-inverting Amplifier




图 38. Operational Amplifier Board Layout for a Noninverting Configuration



#### 11 器件和文档支持

#### 11.1 器件支持

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 开发支持

#### 11.1.2.1 TINA-TI™ (免费软件下载)

TINA™是一款简单、功能强大且易于使用的电路仿真程序,此程序基于 SPICE 引擎。 TINA-TI™ 是 TINA 软件的一款免费全功能版本,除了一系列无源和有源模型外,此版本软件还预先载入了一个宏模型库。 TINA-TI 提供所有传统的 SPICE 直流、瞬态和频域分析,以及其他设计功能。

TINA-TI 可供免费下载(位于 WEBENCH<sup>®</sup>设计中心),并且可提供广泛的后处理功能,允许用户以各种方式设置结果的格式。虚拟仪器提供选择输入波形和探测电路节点、电压和波形的功能,从而创建一个动态的快速入门工具。

注

这些文件需要安装 TINA 软件(由 DesignSoft™提供)或者 TINA-TI 软件。请从 TINA-TI 文件夹 中下载免费的 TINA-TI 软件。

#### 11.1.2.2 DIP 适配器 EVM

DIP 适配器 EVM 工具提供了一种针对小型表面贴装器件进行原型设计的简易低成本方法。评估工具适用于以下 TI 封装: D 或 U (SOIC-8)、PW (TSSOP-8)、DGK (MSOP-8)、DBV (SOT23-6、SOT23-5 和 SOT23-3)、DCK (SC70-6 和 SC70-5) 和 DRL (SOT563-6)。DIP 适配器 EVM 也可搭配引脚排使用或直接与现有电路相连。

#### 11.1.2.3 通用运放 EVM

通用运放 EVM 是一系列通用空白电路板,可简化采用各种器件封装类型的电路板原型设计。借助评估模块电路板设计,可以轻松快速地构造多种不同电路。共有 5 个模型可供选用,每个模型都对应一种特定封装类型。支持PDIP、SOIC、MSOP、TSSOP 和 SOT-23 封装。

注

这些电路板均为空白电路板,用户必须自行提供相关器件。TI 建议您在订购通用运放 EVM时申请几个运放器件样品。

#### 11.1.2.4 TI 高精度设计

TI 高精度设计是由 TI 公司高精度模拟 应用 专家创建的模拟解决方案,提供了许多实用电路的工作原理、组件选择、仿真、完整印刷电路板 (PCB) 电路原理图和布局布线、物料清单以及性能测量结果。欲获取 TI 高精度设计,请访问 http://www.ti.com.cn/ww/analog/precision-designs/。



### 器件支持 (接下页)

#### 11.1.2.5 WEBENCH<sup>®</sup>滤波器设计器

WEBENCH® 滤波器设计器是一款简单、功能强大且便于使用的有源滤波器设计程序。WEBENCH® Filter Designer 允许用户通过选择 TI 运算放大器以及 TI 供应商合作伙伴的无源组件来构建优化滤波器设计方案。

WEBENCH® 设计中心以基于网络的工具形式提供 WEBENCH® 滤波器设计器。用户通过该工具可在短时间内完成多级有源滤波器解决方案的设计、优化和仿真。

#### 11.2 文档支持

#### 11.2.1 相关文档

相关文档如下(下载网站 www.ti.com):

- 《反馈曲线图定义运算放大器交流性能》
- 《采用隔离电阻的电容式负载驱动器解决方案》

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 71 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 11.4 商标

TINA-TI, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



### PACKAGE OPTION ADDENDUM

8-Sep-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	U	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV07IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV07	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 25-Oct-2017


### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV07IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV07IDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 25-Oct-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TLV07IDR	SOIC	D	8	2500	367.0	367.0	35.0	
TLV07IDR	SOIC	D	8	2500	340.5	338.1	20.6	

# D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 己认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI 资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司