TLV6208x 采用 2mm x 2mm WSON 封装的 1.2A 和 2A 高效降压转换器

1 特性

- DCS-Control™架构，用于快速瞬态稳压
- 2.5V 至 6V 输入电压范围 (TLV62080)
- 2.7V 至 6V 输入电压范围（TLV62084 和 TLV62084A）
- 100% 占空比，以实现最低压降
- 用于实现轻载效率的省电模式
- 输出放电功能
- 电源正常输出
- 热关断
- 采用 2mm x 2mm、8 引脚晶圆级小外形无引线 (WSON) 封装
- 有关改进的 特性 集，请参见 TPS62080
- 使用 TLV6208x 并借助 WEBENCH® Power Designer 创建定制设计方案

2 应用范围

- 电池供电类便携式器件
- 负载点稳压器
- PC、笔记本电脑、服务器
- 机顶盒
- 固态硬盘 (SSD)、存储器电源

3 说明

TLV6208x 系列器件是小型降压转换器，所用外部组件较少，可实现具有成本效益的解决方案。此类器件属于同步降压转换器，其输入电压范围为 2.5V/2.7V（TLV62080 为 2.5V，TLV62084x 为 2.7V）至 6V。TLV6208x 器件专注于在宽输出电流范围内实现高效降压转换。该转换器在中等至高负载条件下采用脉宽调制 (PWM) 模式，而在轻载电流条件下自动进入省电模式，从而在整个负载电流范围内保持高效运行。

为了满足系统电源轨需求，内部补偿电路支持在较大外部输出电容值范围内进行选择。凭借 DCS-Control™（无缝过渡至节能模式的直接控制）架构，该器件实现了优异的负载瞬态性能和输出电压稳压精度。该器件采用带有散热焊盘的 2mm x 2mm 晶圆级小外形无引线 (WSON) 封装。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
TLV62080	WSON (8)	2.00mm x 2.00mm
TLV62084, TLV62084A		

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

典型应用电路原理图



效率与输出电流间的关系(V_{OUT} = 1.2V)



目录

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision G (September 2016) to Revision H — **Page**

- 已添加 WEBENCH® 信息至 *特性*、*详细设计流程和器件支持*部分 ... 1
- Added SW (AC, less than 10 ns) to the *Absolute Maximum Rating* table ... 5

Changes from Revision F (January 2015) to Revision G — **Page**

- 已添加 TLV62084A 器件和 相关应用 ... 1
- 已添加 *Power Good Pin Logic Table (TLV62080/84)* and *Power Good Pin Logic Table (TLV62084A)* ... 10
- 已添加 scale factors in 图 14 ... 16
- 已更改 *PCB Layout Image* ... 18
- 已添加 *接收文档更新通知*和*社区资源*部分。 ... 21

Changes from Revision E (February 2014) to Revision F — **Page**

- 已更改 *器件信息表*。 ... 1
- Renamed the Configuration and Functions section ... 4
- 已添加 new TI-Legal note to *Application and Implementation* section. ... 12
- Renamed "Thermal Information" to *Thermal Considerations* ... 19

Changes from Revision D (June 2013) to Revision E — **Page**

- 已添加 *器件信息表*，*电源相关建议*，*器件和文档支持*以及*机械、封装和可订购信息*部分 ... 1
- 阐明了 TLV62080 器件的输入范围 2.5V 至 5.5V 以及 TLV62084 器件的输入范围 2.7V 至 5.5V ... 1
- Changed the Ordering Information table to the Device Comparison table and removed the Package Marking, T_A, and Package columns from the table ... 4
- Changed the word *pin* to *terminal* in most cases throughout the document ... 4
- Added the *Handling Ratings* table which now contains the storage temperature range and ESD ratings ... 5

- Added I_{LIM} range for TLV62084 in *Electrical Characteristics* table ... 6
- Replaced the *Switching Frequency vs Load Current* graph to the new *Switching Frequency vs Output Current* graph in the *Typical Characteristics* section ... 7
- 已添加 the higher output voltage *Output Voltage vs Load Current* graph in the *Typical Characteristics* section ... 8
- Replaced the TLV62080 typical application circuit with the circuit for the TLV62084 ... 12
- 已删除 the *Parameter Measurement Information* Section and moved image and list of components to *Typical Application* section ... 12
- 已添加 表 4 to the *Design Requirements* section ... 12
- 已添加 Moved Waveforms from the *Typical Characteristics* section into the *Application Curves* section. Changed L_{COIL} (coil inductance) to I_{COIL} (coil current) in the *Typical Application (PWM Mode and PFM Mode)*, *Load Transient*, *Line Transient*, and *Startup* waveforms ... 15
- 已添加 the output capacitance and inductance conditions to the first (original) *Load Transient* graph ... 16
- 已添加 the second *Load Transient* graph (图 14) ... 16

Changes from Revision C (May 2013) to Revision D **Page**

- 已删除 TLV62084 device number from datasheet ... 19

Changes from Revision B (July 2012) to Revision C **Page**

- Changed the *Thermal Information* table values ... 5

Changes from Revision A (November 2011) to Revision B **Page**

- Changed QFN to SON in *ORDERING INFORMATION* ... 4
- Changed QFN to SON in *DEVICE INFORMATION* ... 4
- Changed Thermal Pad description in *Pin Functions* ... 4
- Changed T_J in the *Absolute Maximum Ratings*(1) From: –40 to 125°C To: -40 to 150°C ... 5
- 已更改 several instances of DSC to DCS in *DEVICE OPERATION* section ... 9
- 已更改 DSC to DCS in *Functional Block Diagram* ... 9

Changes from Original (October 2011) to Revision A **Page**

- 已更改 pin VSNS to VOS in 图 9 ... 12
- 已更改 pin VSNS to VOS in 图 10 ... 15

5 Device Comparison Table

PART NUMBER(1)	INPUT VOLTAGE	OUTPUT CURRENT	Power Good Logic Level (EN=Low)
TLV62080	2.5 V to 6 V	1.2 A	High Impedance
TLV62084	2.7 V to 6 V	2 A	High Impedance
TLV62084A	2.7 V to 6 V	2 A	Low

(1) For detailed ordering information please check the *机械、封装和可订购信息* section at the end of this datasheet.

6 Pin Configurations and Functions

8-Pin WSON With Thermal Pad
DSG Package
(Top View)



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	EN	IN	Device enable logic input. Do not leave floating. Logic HIGH enables the device, logic LOW disables the device and turns it into shutdown.
2, 3	GND	PWR	Power and signal ground.
4	FB	IN	Feedback terminal for the internal control loop. Connect this terminal to the external feedback divider to program the output voltage.
5	VOS	IN	Output voltage sense terminal for the internal control loop. Must be connected to output.
6	PG	OUT	Power Good open drain output. This terminal is pulled to low if the output voltage is below regulation limits. This terminal can be left floating if not used.
7	SW	PWR	Switch terminal connected to the internal MOSFET switches and inductor terminal. Connect the inductor of the output filter here.
8	VIN	PWR	Power supply voltage input.
Exposed Thermal Pad		—	Must be connected to GND. Must be soldered to achieve appropriate power dissipation and mechanical reliability.

7 Specifications

7.1 Absolute Maximum Ratings(1)

		MIN	MAX	UNIT
Voltage range(2)	VIN, PG, VOS	– 0.3	7	V
	SW	– 0.3	V_{IN} + 0.3	V
	SW (AC, less than 10 ns)(3)	– 3.0	10	V
	FB	– 0.3	3.6	V
	EN	– 0.3	V_{IN} + 0.3	V
Power Good Sink Current	PG		1	mA
Operating junction temperature range, T_J		– 40	150	°C
Storage temperature range, T_{stg}		– 65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
(3) While switching.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM) ESD stress voltage(1)	±2000	V
		Charged device model (CDM) ESD stress voltage(2)	±500	V

(1) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions(1)

		MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range, TLV62080	2.5		6	V
V_{IN}	Input voltage range, TLV62084, TLV62084A	2.7		6	V
T_J	Operating junction temperature	–40		125	°C

(1) Refer to the *Application Information* section for further information.

7.4 Thermal Information

THERMAL METRIC(1)		TLV6208x DSG (8 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	59.7	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	70.1	°C/W
θ_{JB}	Junction-to-board thermal resistance	30.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	31.5	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	8.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Electrical Characteristics

Over recommended free-air temperature range, T_A = –40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted), V_{IN}= 3.6 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V_{IN}	Input voltage range,TLV62080		2.5		6	V
V_{IN}	Input voltage range,TLV62084, TLV62084A		2.7		6	V
I_Q	Quiescent current into VIN	I_{OUT} = 0 mA, Device not switching		30		uA
I_{SD}	Shutdown current into VIN	EN = LOW			1	µA
V_{UVLO}	Under voltage lock out	Input voltage falling		1.8	2	V
	Under voltage lock out hysteresis	Rising above V_{UVLO}		120		mV
T_{JSD}	Thermal shutdown	Temperature rising		150		°C
	Thermal shutdown hysteresis	Temperature falling below T_{JSD}		20		°C
LOGIC INTERFACE (EN)						
V_{IH}	High level input voltage	2.5 V ≤ V_{IN} ≤ 6 V	1			V
V_{IL}	Low level input voltage	2.5 V ≤ V_{IN} ≤ 6 V			0.4	V
I_{LKG}	Input leakage current			0.01	0.5	µA
POWER GOOD						
V_{PG}	Power good threshold	V_{OUT} falling referenced to V_{OUT} nominal	–15	–10	–5	%
	Power good hysteresis			5		%
V_{OL}	Low level voltage	I_{sink} = 500 µA			0.3	V
$I_{PG,LKG}$	PG Leakage current	V_{PG} = 5.0 V		0.01	0.1	µA
OUTPUT						
V_{OUT}	Output voltage range		0.5		4	V
V_{FB}	Feedback regulation voltage	V_{IN} ≥ 2.5 V and V_{IN} ≥ V_{OUT} + 1 V	0.438	0.45	0.462	V
I_{FB}	Feedback input bias current	V_{FB} = 0.45 V		10	100	nA
R_{DIS}	Output discharge resistor	EN = LOW, V_{OUT} = 1.8 V		1		kΩ
$R_{DS(on)}$	High side FET on-resistance	I_{SW} = 500 mA		120		mΩ
	Low side FET on-resistance	I_{SW} = 500 mA		90		mΩ
I_{LIM}	High side FET switch current-limit, TLV62080	Rising inductor current	1.6	2.8	4	A
I_{LIM}	High side FET switch current-limit, TLV62084, TLV62084A	Rising inductor current	2.3	2.8	4	A

7.6 Typical Characteristics

See *Typical Application* for characterization setup.

表 1. Table of Graphs

		FIGURE
Efficiency	Load current, V_{OUT} = 0.9 V	图 1
	Load current, V_{OUT} = 1.2 V	图 2
	Load current, V_{OUT} = 2.5 V	图 3
Output Voltage Accuracy	Input Voltage, V_{OUT} = 0.9 V	图 4
	Input Voltage, V_{OUT} = 2.5 V	图 5
	Load current, V_{OUT} = 0.9 V	图 6
	Load current, V_{OUT} = 2.5 V	图 7
Switching Frequency	Load current, V_{OUT} = 2.5 V	图 8



图 1. Efficiency vs Load Current



图 2. Efficiency vs Load Current



图 3. Efficiency vs Load Current



图 4. Output Voltage vs Input Voltage



V_{OUT} = 2.5 V

图 5. Output Voltage vs Input Voltage



V_{IN} = 3.6 V

图 6. Output Voltage vs Load Current



V_{IN} = 3.6 V

图 7. Output Voltage vs Load Current



V_{OUT} = 2.5 V

图 8. Switching Frequency vs Output Current

8 Detailed Description

8.1 Overview

The TLV62080 and TLV62084x synchronous switched-mode converters are based on DCS-Control™. DCS-Control™ is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS-Control™ topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in power save mode at light load currents. In PWM mode, the TLV6208x converter operates with the nominal switching frequency of 2 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. DCS-Control™ supports both operation modes (PWM and PFM) using a single building block with a seamless transition from PWM to power save mode without effects on the output voltage. The TLV62080 and TLV62084x devices offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 100% Duty-Cycle Low-Dropout Operation

The devices offer low input-to-output voltage difference by entering the 100% duty-cycle mode. In this mode the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. This mode is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. 公式 1 calculates the minimum input voltage to maintain regulation based on the load current and output voltage.

Feature Description (接下页)

$$V_{IN,MIN} = V_{OUT} + I_{OUT,MAX} \times (R_{DS(on)} + R_L) \quad (1)$$

With:

- $V_{IN,MIN}$ = Minimum input voltage
- $I_{OUT,MAX}$ = Maximum output current
- $R_{DS(on)}$ = High-side FET on-resistance
- R_L = Inductor ohmic resistance

8.3.2 Enabling and Disabling the Device

The device is enabled by setting the EN input to a logic HIGH. Accordingly, a logic LOW disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the programmed threshold. The EN input must be terminated and not left floating.

8.3.3 Output Discharge

The output gets discharged through the SW terminal with a typical discharge resistor of R_{DIS} whenever the device shuts down (by disable, thermal shutdown or UVLO).

8.3.4 Soft Start

When EN is set to start device operation, the device starts switching after a delay of about 40 µs and VOUT rises with a slope of about 10mV/µs (See 图 16 and 图 17 for typical startup operation). Soft start avoids excessive inrush current and creates a smooth output voltage rise slope. Soft start also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

If the output voltage is not reached within the soft start time, such as in the case of heavy load, the converter enters standard operation. Consequently, the inductor current limit operates as described in *Inductor Current-Limit*. The TLV62080 and TLV62084x devices are able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to the nominal value.

8.3.5 Power Good

The TLV62080 and TLV62084x devices have a power-good output going low when the output voltage is below the nominal value. The power good maintains high impedance once the output is above 95% of the regulated voltage, and is driven to low once the output voltage falls below typically 90% of the regulated voltage. The PG terminal is an open drain output and is specified to sink typically up to 0.5 mA. The power good output requires a pull-up resistor which is recommended connecting to the device output. When the device is off because of disable, UVLO, or thermal shutdown, the PG terminal is at high impedance. TLV62084A features PG=Low in these cases. 表 2 and 表 3 show the different PG operation for the TLV6208x and TLV62084A. The PG output can be left floating if unused.

表 2. Power Good Pin Logic Table (TLV62080/84)

Device Information		PG Logic Status	
		High Z	Low
Enable (EN=High)	$V_{FB} \geq V_{PG}$	√	
	$V_{FB} \leq V_{PG}$		√
Shutdown (EN=Low)		√	
UVLO	$0.7V < V_{IN} < V_{UVLO}$	√	
Thermal Shutdown	$T_J > T_{JSD}$	√	
Power Supply Removal	$V_{IN} < 0.7V$	√	

表 3. Power Good Pin Logic Table (TLV62084A)

Device Information		PG Logic Status	
		High Z	Low
Enable (EN=High)	$V_{FB} \geq V_{PG}$	√	
	$V_{FB} \leq V_{PG}$		√
Shutdown (EN=Low)			√
UVLO	$0.7V < V_{IN} < V_{UVLO}$		√
Thermal Shutdown	$T_J > T_{JSD}$		√
Power Supply Removal	$V_{IN} < 0.7V$	√	

The PG signal can be used for sequencing of multiple rails by connecting to the EN terminal of other converters. Leave the PG terminal unconnected when not in use.

8.3.6 Undervoltage Lockout

To avoid misoperation of the device at low input voltages, an undervoltage lockout is implemented which shuts down the device at voltages lower than V_{UVLO} with a V_{HYS_UVLO} hysteresis.

8.3.7 Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically T_{JSD}. Once the device temperature falls below the threshold, the device returns to normal operation automatically.

8.3.8 Inductor Current-Limit

The Inductor current-limit prevents the device from high inductor current and drawing excessive current from the battery or input voltage rail. Excessive current can occur with a shorted or saturated inductor, a heavy load, or shorted output circuit condition.

The incorporated inductor peak-current limit measures the current during the high-side and low-side power MOSFET on-phase. Once the high-side switch current-limit is tripped, the high-side MOSFET is turned off and the low-side MOSFET is turned on to reduce the inductor current. When the inductor current drops down to the low-side switch current-limit, the low-side MOSFET is turned off and the high-side switch is turned on again. This operation repeats until the inductor current does not reach the high-side switch current-limit. Because of an internal propagation delay, the real current-limit value exceeds the static-current limit in the *Electrical Characteristics* table.

8.4 Device Functional Modes

8.4.1 Power Save Mode

As the load current decreases, the TLV62080 and TLV62084x devices enter power save mode operation. During power save mode, the converter operates with a reduced switching frequency in PFM mode and with a minimum quiescent current maintaining high efficiency. Power save mode occurs when the inductor current becomes discontinuous. Operation in power save mode is based on a fixed on time architecture. The typical on time is given by t_{on} = 400 ns × (V_{OUT} / V_{IN}). The switching frequency over the whole load current range is shown in 图 8.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The devices are designed to operate from an input voltage supply range between 2.5 V (2.7 V for the TLV62084x devices) and 6 V with a maximum output current of 2 A (1.2 A for the TLV62080 device). The TLV6208x devices operate in PWM mode for medium to heavy load conditions and in power save mode at light load currents.

In PWM mode the TLV6208x converters operate with the nominal switching frequency of 2 MHz which provides a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range.

The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. See the 文档支持 section for additional documentation.

9.2 Typical Application



图 9. Typical Application Schematic

9.2.1 Design Requirements

Use the following typical application design procedure to select external components values for the TLV62084 device.

表 4. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage Range	2.8 V to 4.2 V
Output Voltage	1.2 V
Transient Response	±5% V_{OUT}
Input Voltage Ripple	400 mV
Output Voltage Ripple	30 mV
Output Current Rating	2 A
Operating frequency	2 MHz

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TLV62080 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

表 5. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER(1)
C1	10 µF, Ceramic Capacitor, 6.3 V, X5R, size 0603	Std
C2	22 µF, Ceramic Capacitor, 6.3 V, X5R, size 0805, GRM21BR60J226ME39L	Murata
C3	47 µF, Tantalum Capacitor, 8 V, 35 mΩ, size 3528, T520B476M008ATE035	Kemet
L1	1 µH, Power Inductor, 2.2 A, size 3 mm × 3 mm × 1.2 mm, XFL3012-102MEB	Coilcraft
R1	65.3 kΩ, Chip Resistor, 1/16 W, 1%, size 0603	Std
R2	39.2 kΩ, Chip Resistor, 1/16 W, 1%, size 0603	Std
R3	178 kΩ, Chip Resistor, 1/16 W, 1%, size 0603	Std

(1) See *Third-party Products Disclaimer*

9.2.2.2 Output Filter Design

The inductor and the output capacitor together provide a low pass frequency filter. To simplify this process 表 6 outlines possible inductor and capacitor value combinations for the most application.

表 6. Matrix of Output Capacitor and Inductor Combinations

L [µH](1)	C_{OUT} [µF](1)				
	10	22	47	100	150
0.47					
1	+	+(2)(3)	+	+	
2.2	+	+	+	+	
4.7					

(1) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and –50%. Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and –30%.
(2) Plus signs (+) indicates recommended filter combinations.
(3) Filter combination in typical application.

9.2.2.3 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, 公式 2 is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

Where

- $I_{OUT,MAX}$ = Maximum output current
- ΔI_L = Inductor current ripple
- f_{SW} = Switching frequency
- L = Inductor value (2)

TI recommends choosing the saturation current for the inductor 20% to approximately 30% higher than the $I_{L,MAX}$, out of 公式 2. A higher inductor value is also useful to lower ripple current, but increases the transient response time as well. The following inductors are recommended to be used in designs (see 表 7).

表 7. List of Recommended Inductors

INDUCTANCE [µH]	CURRENT RATING [mA]	DIMENSIONS L x W x H [mm³]	DC RESISTANCE [mΩ typ]	TYPE	MANUFACTURER(1)
1	2500	3 × 3 × 1.2	35	XFL3012-102ME	Coilcraft
1	1650(2)	3 × 3 × 1.2	40	LQH3NPN1R0NJ0	Murata
2.2	2500	4 × 3.7 × 1.65	49	LQH44PN2R2MP0	Murata
2.2	1600(2)	3 × 3 × 1.2	81	XFL3012-222ME	Coilcraft

(1) See *Third-party Procucts Disclaimer*
(2) Recommended for TLV62080 only due to limited current rating

9.2.2.4 Capacitor Selection

The input capacitor is the low impedance energy source for the converter which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and GND as close as possible to those terminals. For most applications 10 µF is sufficient though a larger value reduces input current ripple.

The architecture of the TLV6208x device allows use of tiny ceramic-type output capacitors with low equivalent-series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep the resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends use of the X7R or X5R dielectric. The TLV62080 and TLV62084x devices are designed to operate with an output capacitance of 10 to 100 µF and beyond, as listed in 表 6. Load transient testing and measuring the bode plot are good ways to verify stability with larger capacitor values.

表 8. List of Recommended Capacitors

CAPACITANCE [µF]	TYPE	DIMENSIONS L x W x H [mm³]	MANUFACTURER(1)
10	GRM188R60J106M	0603: 1.6 × 0.8 × 0.8	Murata
22	GRM188R60G226M	0603: 1.6 × 0.8 × 0.8	Murata
22	GRM21BR60J226M	0805: 2 × 1.2 × 1.25	Murata

(1) See *Third-party Products Disclaimer*

9.2.2.5 Setting the Output Voltage

By selecting R_1 and R_2, the output voltage is programmed to the desired value. Use 公式 3 to calculate R_1 and R_2.



图 10. Typical Application Circuit

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.45V \times \left(1 + \frac{R1}{R2}\right) \quad (3)$$

For best accuracy, R_2 must be kept smaller than 40 kΩ to ensure that the current flowing through R_2 is at least 100-times larger than I_{FB}. Changing the sum towards a lower value increases the robustness against noise injection. Changing the sum towards higher values reduces the current consumption.

9.2.3 Application Curves



图 11. Typical Application (PWM Mode)



图 12. Typical Application (PFM Mode)



L = 1 µH C_{OUT} = 22 µF V_{IN} = 3.3 V
V_{OUT} = 1.2 V I_{LOAD} = 50 mA to 1 A

图 13. Load Transient



L = 1 µH C_{OUT} = 22 µF V_{IN} = 3.3 V
V_{OUT} = 1.2 V I_{LOAD} = 200 mA to 1.8 A

图 14. Load Transient



V_{IN} = 3.3 to 4.2 V V_{OUT} = 1.2 V I_{LOAD} = 2.2 Ω

图 15. Line Transient



V_{IN} = 3.3 V V_{OUT} = 1.2 V I_{LOAD} = 2.2 Ω

图 16. Startup



图 17. Startup (No Load)

10 Power Supply Recommendations

The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TLV6208x.

11 Layout

11.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TLV62080 and TLV62084x devices.

- Place input and output capacitors, along with the inductor, as close as possible to the IC which keeps the traces short. Routing these traces direct and wide results in low trace resistance and low parasitic inductance.
- Use a common-power GND.
- Properly connect the low side of the input and output capacitors to the power GND to avoid a GND potential shift.
- The sense traces connected to FB and VOS terminals are signal traces. Keep these traces away from SW nodes.
- Use care to avoid noise induction. By a direct routing, parasitic inductance can be kept small.
- Use GND layers for shielding if needed.

11.2 Layout Example



图 18. PCB Layout Suggestion

11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design.
- Improving the thermal coupling of the component to the PCB by soldering the Thermal Pad.
- Introducing airflow in the system.

For more details on how to use the thermal parameters, see the Thermal Characteristics application notes SZZA017 and SPRA953.

12 器件和文档支持

12.1 器件支持

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.1.2 开发支持

12.1.2.1 使用 WEBENCH® 工具定制设计方案

请单击此处，借助 WEBENCH® Power Designer 并使用 TLV62080 器件定制设计方案

1. 在开始阶段键入输出电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化关键设计参数，如效率、封装和成本。
3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com/WEBENCH。

12.2 文档支持

相关文档请参见以下部分：

- 《TLV62080EVM-756 用户指南》，*采用 2mm x 2mm 小外形尺寸无引线 (SON) 封装的 TLV62080，1.2A，高效降压转换器*，文献编号：SLVU640

12.3 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 **9.** 相关链接

器件	产品文件夹	立即购买	技术文档	工具与软件	支持与社区
TLV62080	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV62084	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV62084A	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.4 商标

DCS-Control, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的*提醒我* (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

12.7 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.8 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权 负责并确保 应用的安全性， 及设计人员的 应用 （包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的 应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何 应用前， 将彻底测试该等 应用和 该等应用中所用 TI 产品的 功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的 应用， 如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时， 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的 产品， 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV62080DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAU	Samples
TLV62080DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAU	Samples
TLV62084ADSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14M	Samples
TLV62084ADSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14M	Samples
TLV62084DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SLO	Samples
TLV62084DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SLO	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV62080DSGR	WSON	DSG	8	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV62080DSGT	WSON	DSG	8	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV62084ADSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV62084ADSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV62084DSGR	WSON	DSG	8	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV62084DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV62084DSGT	WSON	DSG	8	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62080DSGR	WSON	DSG	8	3000	205.0	200.0	33.0
TLV62080DSGT	WSON	DSG	8	250	205.0	200.0	33.0
TLV62084ADSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV62084ADSGT	WSON	DSG	8	250	210.0	185.0	35.0
TLV62084DSGR	WSON	DSG	8	3000	205.0	200.0	33.0
TLV62084DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TLV62084DSGT	WSON	DSG	8	250	205.0	200.0	33.0

DSG 8 WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PACKAGE OUTLINE

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/B 09/2017

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/B 09/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权 负责并确保 应用的安全性， 及设计人员的 应用 （包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的 应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何 应用前， 将彻底测试该等 应用和 和该等应用所用 TI 产品的 功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的 应用， 如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时， 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的 产品， 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122