

# TPD4S014 USB Charger Port Protection Including ESD Protection for All Lines and Overvoltage Protection on $V_{BUS}$

## 1 Features

- Input Voltage Protection at  $V_{BUS}$  up to 28 V
- Low  $R_{on}$  nFET Switch
- Supports > 2 A Charging Current
- ESD Performance D+/D-/ID/ $V_{BUS}$  Pins:
  - $\pm 15$ -kV Contact Discharge (IEC 61000-4-2)
  - $\pm 15$ -kV Air Gap Discharge (IEC 61000-4-2)
- Overvoltage and Undervoltage Lockout Features
- Low Capacitance TVS ESD Clamp for USB2.0 High Speed Data Rate
- Internal 17 ms Startup Delay
- Integrated Input Enable and Status Output Signal
- Thermal Shutdown Feature
- Space Saving SON Package (2 mm x 2 mm)

## 2 Applications

- Cell Phones
- eBook
- Portable Media Players
- Digital Camera

## 3 Description


The TPD4S014 is a single-chip solution for USB charger port protection. This device offers low capacitance transient voltage suppressor (TVS) electrostatic discharge (ESD) clamps for the D+, D-, and standard capacitance for the ID pin. On the  $V_{BUS}$  pin, this device provides overvoltage protection (OVP) up to 28 V DC. The overvoltage lockout feature ensures that if there is a fault condition at the  $V_{BUS}$  line, the TPD4S014 is able to isolate the  $V_{BUS}$  line to protect the internal circuitry from damage. There is a 17-ms turn-on delay after  $V_{BUS}$  rises above the undervoltage lockout (UVLO) threshold in order to let the voltage stabilize before turning the nFET on. This function acts as a de-glitch and prevents unnecessary switching if there is any ringing on the line during connection.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD4S014	WSON (10)	2.00 mm x 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Block Diagram



## Table of Contents

<b>1 Features</b> ..... 1 <b>2 Applications</b> ..... 1 <b>3 Description</b> ..... 1 <b>4 Revision History</b> ..... 2 <b>5 Pin Configuration and Functions</b> ..... 4 <b>6 Specifications</b> ..... 5 6.1 Absolute Maximum Ratings ..... 5 6.2 ESD Ratings..... 5 6.3 Recommended Operating Conditions..... 5 6.4 Thermal Information ..... 6 6.5 Electrical Characteristics, $\overline{EN}$ , $\overline{ACK}$ , D+, D-, ID Pins ..... 6 6.6 Electrical Characteristics OVP Circuits ..... 7 6.7 Supply Current Consumption ..... 7 6.8 Thermal Shutdown Feature ..... 7 6.9 Typical Characteristics ..... 8 <b>7 Detailed Description</b> ..... 10 7.1 Overview ..... 10	7.2 Functional Block Diagram ..... 10 7.3 Feature Description..... 10 7.4 Device Functional Modes..... 12 <b>8 Application and Implementation</b> ..... 13 8.1 Application Information..... 13 8.2 Typical Applications ..... 13 <b>9 Power Supply Recommendations</b> ..... 16 <b>10 Layout</b> ..... 16 10.1 Layout Guidelines ..... 16 10.2 Layout Example ..... 17 <b>11 Device and Documentation Support</b> ..... 18 11.1 Community Resources..... 18 11.2 Trademarks ..... 18 11.3 Electrostatic Discharge Caution..... 18 11.4 Glossary ..... 18 <b>12 Mechanical, Packaging, and Orderable Information</b> ..... 18
---	---

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (September 2015) to Revision G	Page
• Added a frequency test condition to capacitance in the <i>Electrical Characteristics</i> table. ....	6
Changes from Revision E (June 2014) to Revision F	Page
• Corrected $V_{DROPO}$ on nFET under load.....	10
Changes from Revision D (April 2014) to Revision E	Page
• Updated Recommended Operating Conditions table. ....	5
• Changed terminal name to $I_{LEAK}$ from $I_L$ ..... 6	6
• Updated Electrical Characteristics OVP Circuits table. ....	7
• Changed $t_{ON}$ MAX value from 18 ms to 22ms ..... 7	7
• Changed $t_{OFF}$ 8 $\mu$ s value from MAX to TYP..... 7	7
• Changed $t_{d(OVP)}$ 11 $\mu$ s value from MAX to TYP. .... 7	7
• Changed $t_{REC}$ MAX value from 9 ms to 10.5 ms. .... 7	7
• Updated Application and Implementation section. ....	13
Changes from Revision C (December 2011) to Revision D	Page
• Added ESD Ratings table.....	5
• Added Recommended Operating Conditions table. ....	5
• Added Thermal Information table. ....	6
• Updated Electrical Characteristics OVP Circuits table. ....	7


**Changes from Revision B (October 2011) to Revision C****Page**

- Made changes to the datasheet to tighten the parameters, VOP+ changed from 5.55 V to 5.9 V..... 1
  - Updated Description. .... 1
- 

**Changes from Revision A (June 2011) to Revision B****Page**

- Changed name of  $V_{CC}$  to  $V_{BUSOUT}$  throughout the entire document..... 10
  - Deleted row from Device Operation table. .... 12
  - Added Eye Diagrams to Typical Characteristics section..... 14
-

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
$V_{BUSOUT}$	1, 2	Power Output	Connect to PCB internal PCB plane
$\overline{EN}$	3	IO	Enable Active-Low Input. Drive EN low to enable the switch. Drive $\overline{EN}$ high to disable the switch.
$\overline{ACK}$	4	I	Open-Drain Adapter-Voltage Indicator Output. $\overline{ACK}$ is driven low after the $V_{IN}$ voltage is stable between UVLO and OVLO for 17 ms (typ). Connect a pullup resistor from $\overline{ACK}$ to the logic I/O voltage of the host system.
ID	5	IO	ESD-protected line
D-	6	IO	ESD-protected line
D+	7	IO	ESD-protected line
GND	8	Ground	Ground
$V_{BUS}$	9, 10	USB Input Power	Connector Side of $V_{BUS}$
Central PAD	Central PAD	Heat Sink	Electrically disconnected. Use as heat sink. Connect to GND plane via large PCB PAD

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
Maximum junction temperature	–40	150	°C
Max Voltage on V <sub>BUS</sub>	–0.5	30	V
Continuous current through nFET		2.6	A
Continuous current through $\overline{ACK}$	–50	50	mA
Max Current through D+, D–, ID, V <sub>BUS</sub> ESD clamps		50	mA
Max voltage on $\overline{EN}$ , $\overline{ACK}$ , D+, D–, ID, V <sub>BUSOUT</sub>		6	V
Storage temperature, T <sub>stg</sub>	–65	150	°C

- Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

### 6.2 ESD Ratings

		VALUE	UNIT	
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000		
	IEC 61000-4-2 Contact Discharge	D+, D–, ID, V <sub>BUS</sub> pins		±1500
	IEC 61000-4-2 Air-gap Discharge	D+, D–, ID, V <sub>BUS</sub> pins		±1500

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	Operating free-air temperature	–40		85	°C
V <sub>I</sub>	Input voltage	V <sub>BUSOUT</sub>		5.5	V
		V <sub>BUS</sub>	–0.1	5.5	
		$\overline{EN}$	–0.1	5.5	
		$\overline{ACK}$	–0.1	5.5	
		D+, D–, ID,	–0.1	5.5	
I <sub>VBUS</sub>	V <sub>BUS</sub> continuous current <sup>(1)</sup>			2.0	A
C <sub>VBUS</sub>	Capacitance on V <sub>BUS</sub>		10		μF
C <sub>VBUSOUT</sub>	Capacitance on V <sub>BUSOUT</sub>		10		μF
R <sub>ACK</sub>	Pullup resistor on $\overline{ACK}$		10		kΩ

- I<sub>VBUS</sub> Max value is dependent on ambient temperature. See [Thermal Shutdown](#) section.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPD4S014	
		DSQ (WSON)	
		8 PINS	
Symbol	Description	Value	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70.3	°C/W
$R_{\theta Jc top}$	Junction-to-case (top) thermal resistance	46.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.8	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	2.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	33.5	°C/W
$R_{\theta Jc bot}$	Junction-to-case (bottom) thermal resistance	16.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/spra953).

## 6.5 Electrical Characteristics, $\overline{EN}$ , $\overline{ACK}$ , D+, D–, ID Pins

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	High-level input voltage $\overline{EN}$	Load current = 50 $\mu$ A	1			V
$V_{IL}$	Low-level input voltage $\overline{EN}$	Load current = 50 $\mu$ A			0.5	V
$I_{LEAK}$	Input Leakage Current $\overline{EN}$ , D+, D–, ID	$V_{IO} = 3.3$ V			1	$\mu$ A
$V_{OL}$	Low-level output voltage $\overline{ACK}$	$I_{OL} = 2$ mA			0.1	V
$V_D$	Diode forward Voltage D+, D–, ID pins; lower clamp diode	$I_O = 8$ mA			0.95	V
$\Delta C_{IO}$	Differential Capacitance between the D+, D– lines			0.03		pF
$C_{IO}$	Capacitance to GND for the D+, D– lines	$f = 1$ MHz		1.6		pF
$C_{IO-ID}$	Capacitance to GND for the ID line			19		pF
$V_R$	Reverse stand-off voltage of D+, D– and ID pins			5		V
$V_{BR}$	Breakdown voltage D+, D–, ID pins	$I_{BR} = 1$ mA		6		V
$V_{BR VBUS}$	Breakdown voltage on $V_{BUS}$	$I_{BR} = 1$ mA		28		V
$R_{DYN}$	Dynamic on resistance D+, D–, ID clamps	$I_I = 1$ A		1		$\Omega$

## 6.6 Electrical Characteristics OVP Circuits

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>INPUT UNDERVOLTAGE LOCKOUT</b>							
$V_{UVLO+}$	Under-voltage lock-out, input power detected threshold rising	$V_{BUS}$ increasing from 0 V to 5 V, No load on OUT pin	2.65	2.8	3	V	
$V_{UVLO-}$	Under-voltage lock-out, input power detected threshold falling	$V_{BUS}$ decreasing from 5 V to 0 V, No load on OUT pin	2.25	2.44	2.7	V	
$V_{HYS-UVLO}$	Hysteresis on UVLO	$\Delta$ of $V_{UVLO+}$ and $V_{UVLO-}$	150	360	550	mV	
<b>INPUT TO OUTPUT CHARACTERISTICS</b>							
$R_{DS\_VBUSWITCH}$	$V_{BUS}$ switch resistance	$V_{BUS} = 5$ V, $I_{OUT} = 500$ mA		151	200	m $\Omega$	
$t_{ON}$	Turn-ON time	$V_{BUS}$ increasing from 2.8 V to 4.75 V, $\overline{EN} = 0$ V, $R_L = 36$ $\Omega$ , $C_L = 10$ $\mu$ F	16	17.4	22	ms	
$t_{OFF}$	Turn-OFF time	$V_{BUS}$ decreasing from 2.44 V to 0.5 V, $\overline{EN} = 0$ V, $R_L = 36$ $\Omega$ , $C_L = 10$ $\mu$ F		8		$\mu$ s	
<b>INPUT OVERVOLTAGE PROTECTION (OVP)</b>							
$V_{OVP+}$	Input over-voltage protection threshold rising	$V_{BUS}$	$V_{BUS}$ increasing from 5 V to 7 V, No Load	5.9	6.15	6.45	V
$V_{OVP-}$	Input over-voltage protection threshold falling	$V_{BUS}$	$V_{BUS}$ decreasing from 7 V to 5 V, No Load	5.75	5.98	6.24	V
$V_{HYS-OVP}$	Hysteresis on OVP	$V_{BUS}$	$\Delta$ of $V_{OVP+}$ and $V_{OVP-}$	25	100	275	mV
$t_{d(OVP)}$	Over voltage delay	$V_{BUS}$	$R_L = 36$ $\Omega$ , $C_L = 10$ $\mu$ F; $V_{BUS}$ increasing from 5 V to 7 V		11		$\mu$ s
$t_{REC}$	Recovery time from input over voltage condition	$V_{BUS}$	$R_L = 36$ $\Omega$ , $C_L = 10$ $\mu$ F; $V_{BUS}$ decreasing from 7 V to 5 V		8	10.5	ms

## 6.7 Supply Current Consumption

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VBUS}$	$V_{BUS}$ Operating Current Consumption	No load on $V_{BUS\_OUT}$ pin, $V_{BUS} = 5$ V, $\overline{EN} = 0$ V		147.6	160	$\mu$ A
$I_{VBUS\_OFF}$	$V_{BUS}$ Operating Current Consumption	No load on $V_{BUS\_OUT}$ pin, $V_{BUS} = 5$ V, $\overline{EN} = 5$ V		111.8	120	$\mu$ A

## 6.8 Thermal Shutdown Feature

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{SHDN}$	Thermal Shutdown			144		$^{\circ}$ C
$T_{SHDN-HYS}$	Thermal-Shutdown Hysteresis			23		$^{\circ}$ C

## 6.9 Typical Characteristics




Figure 1. IEC61000-4-2 -8-kV Contact Waveform




Figure 2. IEC61000-4-2 +8-kV Contact Waveform




Figure 3. Capacitance Variation With Voltage




Figure 4. Variation of On Resistance with Ambient Temperature




Figure 5. Max Pulse Current Through Switch vs Pulse Duration




Figure 6. UVLO Threshold Variation With Temperature



Typical Characteristics (continued)




Figure 7. OVP Threshold Variation With Temperature




Figure 8. Start Up Inrush Current Characteristics




Figure 9. Device Turn on Characteristics




Figure 10. Device Turn OFF Characteristics (Undervoltage)





Figure 11. Device Turn OFF Characteristics (Overvoltage)

## 7 Detailed Description

### 7.1 Overview

The TPD4S014 provides a single-chip protection solution for USB charger interfaces. The  $V_{BUS}$  line is tolerant up to 28 V DC. A Low RON nFET switch is used to disconnect the downstream circuits in case of a fault condition. At power-up, when the voltage on  $V_{BUS}$  is rising, the switch will close 17 ms after the input crosses the under voltage threshold, thereby making power available to the downstream circuits. The TPD4S014 also has an  $\overline{ACK}$  output, which de-asserts to alert the system a fault has occurred. The TPD4S014 offers 4 channel ESD clamps for D+, D-, ID, and  $V_{BUS}$  pins that provide IEC61000-4-2 level 4 ESD protection. This eliminates the need for external TVS clamp circuits in the application.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Input Voltage Protection at $V_{BUS}$ up to 28 V DC

When the input voltage rises above  $V_{OVP}$ , or drops below the  $V_{UVLO}$ , the internal  $V_{BUS}$  switch is turned off, removing power to the application. The  $\overline{ACK}$  signal is de-asserted when a fault condition is detected. If the fault was an over voltage event, the  $V_{BUS}$  nFET switch turns on 8 ms ( $t_{REC}$ ) after the input voltage returns below  $V_{OVP} - V_{HYS\_OVP}$  and remains above  $V_{UVLO}$ . If the fault was an under voltage event, the switch turns on 17 ms after the voltage returns above  $V_{UVLO+}$  (similar to start up). When the switch turns on, the  $\overline{ACK}$  is asserted once again.

#### 7.3.2 Low RON nFET Switch

The nFET switch has a total on resistance ( $R_{ON}$ ) of 151 m $\Omega$ . This equates to a voltage drop of 302 mV when charging at the maximum 2.0 A current level. Such low RON helps provide maximum potential to the system as provided by an external charger.

#### 7.3.3 ESD Performance D+/D-/ID/ $V_{BUS}$ Pins

The D+, D-, ID, and  $V_{BUS}$  pins can withstand ESD events up to  $\pm 15$ -kV contact and air-gap. An ESD clamp diverts the current to ground.

## Feature Description (continued)

### 7.3.4 Overvoltage and Undervoltage Lockout Features

The over voltage and under voltage lockout feature ensures that if there is a fault condition at the  $V_{BUS}$  line, the TPD4S014 is able to isolate the  $V_{BUS}$  line and protect the internal circuitry from damage. Due to the body diode of the nFET switch, if there is a short to ground on  $V_{BUS}$  the system is expected to limit the current to  $V_{BUSOUT}$ .

### 7.3.5 Capacitance TVS ESD Clamp for USB2.0 Hi-Speed Data Rate

The D+/D– ESD protection pins have low capacitance so there is no significant impact to the signal integrity of the USB 2.0 Hi-Speed data rate.

### 7.3.6 Start-up Delay

Upon startup, TPD4S014 has a built in startup delay. An internal oscillator controls a charge pump to control the turn-on delay ( $t_{ON}$ ) of the internal nFET switch. The internal oscillator controls the timers that enable the turn-on of the charge pump and sets the state of the open-drain  $\overline{ACK}$  output. If  $V_{BUS} < V_{UVLO}$  or if  $V_{BUS} > V_{OVLO}$ , the internal oscillator remains off, thus disabling the charge pump. At any time, if  $V_{BUS}$  drops below  $V_{UVLO}$  or rises above  $V_{OVLO}$ ,  $\overline{ACK}$  is released and the nFET switch is disabled.

### 7.3.7 OVP Glitch Immunity

A 17 ms deglitch time has been introduced into the turn on sequence to ensure that the input supply has stabilized before turning the nFET switch ON. Noise on the  $V_{BUS}$  line could turn ON the nFET switch when the fault condition is still active. To avoid this, OVP glitch immunity allows noise on the  $V_{BUS}$  line to be rejected. Such a glitch protection circuitry is also introduced in the turn off sequence in order to prevent the switch from turning off for voltage transients. The glitch protection circuitry integrates the glitch over time, allowing the OVP circuitry to trigger faster for larger voltage excursions above the OVP threshold and slower for shorter excursions.

### 7.3.8 Integrated Input Enable and Status Output Signal

External control of the nFET switch is provided by an active low  $\overline{EN}$  pin. An  $\overline{ACK}$  pin provides output logic to acknowledge  $V_{BUS}$  is between UVLO and OVP by asserting low.

### 7.3.9 Thermal Shutdown

When the device is ON, current flowing through the device will cause the device to heat up. Overheating can lead to permanent damage to the device. To prevent this, an over temperature protection has been designed into the device. Whenever the junction temperature exceeds 145°C, the switch will turn off, thereby limiting the temperature. The  $\overline{ACK}$  signal will be asserted for an over temperature event. Once the device cools down to below 120°C the  $\overline{ACK}$  signal will be de-asserted, and the switch will turn on if the EN is active and the  $V_{BUS}$  voltage is within the UVLO and OVP thresholds. While the over temperature protection in the device will not kick-in unless the die temperature reaches 145°C, it is generally recommended that care is taken to keep the junction temperature below 125 °C. Operation of the device above 125 °C for extended periods of time can affect the long-term reliability of the part.

The junction temperature of the device can be calculated using below formula:

$$T_j = T_a + P_D \theta_{JA}$$

where

- $T_j$  = Junction temperature
- $T_a$  = Ambient temperature
- $\theta_{JA}$  = Thermal resistance
- $P_D$  = Power dissipated in device

(1)

$$P_D = I^2 R_{on}$$

where

- $I$  = Current through device
- $R_{ON}$  = Max on resistance of device

(2)

## Feature Description (continued)

### Example

At 2-A continuous current power dissipation is given by:

$$P_D = 2^2 \times 0.2 = 0.8W$$

If the ambient temperature is about 60°C the junction temperature will be:

$$T_j = 60 + (0.8 \times 70.3) = 116.24$$

This implies that, at an ambient temperature of 60°C, TPD4S014 can pass a continuous 2 A without sustaining damage. Conversely, the above calculation can also be used to calculate the total continuous current the TPD4S014 can handle at any given temperature.

## 7.4 Device Functional Modes

Table 1 is the function table for TPD4S014.

**Table 1. Function Table**

OTP	UVLO	OVLO	EN	SW	ACK
X	H	X	X	OFF	H
X	X	H	X	OFF	H
L	L	L	H	OFF	L
L	L	L	L	ON	L
H	X	X	X	OFF	H

OTP = Over temperature protection circuit active

UVLO = Under voltage lock-out circuit active

OVLO = Over voltage lock-out circuit active

SW = Load switch

CP = Charge pump

X = Don't Care

H = True

L = False

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD4S014 is a single-chip solution for USB charger port protection. This device offers low capacitance TVS type ESD clamps for the D+, D–, and standard capacitance for the ID pin. On the  $V_{BUS}$  pin, this device can handle over voltage protection up to 28 V. The over voltage lockout feature ensures that if there is a fault condition at the  $V_{BUS}$  line TPD4S014 is able to isolate the  $V_{BUS}$  line and protect the internal circuitry from damage. In order to let the voltage stabilize before closing the switch there is a 17 ms turn on delay after  $V_{BUS}$  crosses the UVLO threshold. This function acts as a de-glitch which prevents unnecessary switching if there is any ringing on the line during connection. Due to the body diode of the nFET switch, if there is a short to ground on  $V_{BUS}$  the system is expected to limit the current to  $V_{BUSOUT}$ .

### 8.2 Typical Applications

#### 8.2.1 For Non-OTG USB Systems




Figure 12. Non-OTG Schematic

#### 8.2.1.1 Design Requirements

Table 2 shows the design parameters.

Table 2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Signal range on $V_{BUS}$	3.3 V – 5.9 V
Signal range on $V_{BUSOUT}$	3.9 V – 5.9 V
Signal range on D+/D– and ID	0 V – 5 V
Drive $\overline{EN}$ low (enabled)	0 V – 0.5 V
Drive $\overline{EN}$ high (disabled)	1 V – 6 V

### 8.2.1.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon. The designer needs to know the following:

- $V_{BUS}$  voltage range
- Processor logic levels  $V_{OH}$ ,  $V_{OL}$  for  $\overline{EN}$  and  $V_{IH}$ ,  $V_{IL}$  for  $\overline{ACK}$  pins

### 8.2.1.3 Application Curves




Figure 13. Eye Diagram With No EVM and No IC, Full USB2.0 Speed at 480 Mbps




Figure 14. Eye Diagram With EVM, No IC, Full USB2.0 Speed at 480 Mbps




Figure 15. Eye Diagram With EVM and IC, Full USB2.0 Speed at 480 Mbps

## 8.2.2 For OTG USB Systems




Figure 16. OTG Schematic

### 8.2.2.1 Design Requirements

Table 3 shows the design parameters.

Table 3. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Signal range on $V_{BUS}$	3.3 V – 5.9 V
Signal range on $V_{BUSOUT}$	3.9 V – 5.9 V
Signal range on D+/D– and ID	0 V – 5 V
Drive $\overline{EN}$ low (enabled)	0 V – 0.5 V
Drive $\overline{EN}$ high (disabled)	1 V – 6 V

### 8.2.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon. The designer needs to know the following:

- $V_{BUS}$  voltage range
- Processor logic levels  $V_{OH}$ ,  $V_{OL}$  for  $\overline{EN}$  and  $V_{IH}$ ,  $V_{IL}$  for  $\overline{ACK}$  pins
- OTG power supply output voltage range

### 8.2.2.3 Application Curves

Refer to [Application Curves](#) in the previous section.

## 9 Power Supply Recommendations

TPD4S014 is designed to receive power from a USB 3.0 (or lower)  $V_{BUS}$  source. It can operate normally (nFET ON) between 3.0 V and 5.9 V. Thus, the power supply (with a ripple of  $V_{RIPPLE}$ ) requirement for TPD4S014 to be able to switch the nFET ON is between  $3.0\text{ V} + V_{RIPPLE}$  and  $5.9\text{ V} - V_{RIPPLE}$ .

## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
  - Keep traces between the connector and TPD4S014 on the same layer as TPD4S014.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

When designing layout for TPD4S014, note that  $V_{BUSOUT}$  and  $V_{BUS}$  pins allow for extra wide traces for good power delivery. In the example shown, these pins are routed with 25 mil (0.64 mm) wide traces. Place the  $V_{BUSOUT}$  and  $V_{BUS}$  capacitors as close to the device pins as possible. Pull  $\overline{ACK}$  up to the Processor logic level high with a resistor. Use external and internal ground planes and stitch them together with VIAs as close to the GND pins of TPD4S014 as possible. This allows for a low impedance path to ground so that the device can properly dissipate any ESD events.



## 10.2 Layout Example




Figure 17. Layout Recommendation

## 11 Device and Documentation Support

### 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.2 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD4S014DSQR	ACTIVE	WSON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZTE	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4S014DSQR	WSON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**




\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4S014DSQR	WSON	DSQ	10	3000	195.0	200.0	45.0

DSQ (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



4209243/B 04/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  -  D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

# THERMAL PAD MECHANICAL DATA

DSQ (R-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4210993/E 06/15

NOTES: A. All linear dimensions are in millimeters



DSQ (R-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for solder mask tolerances.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.