

TCA6416A Low-Voltage 16-Bit I²C and SMBus I/O Expander With Voltage Translation, Interrupt Output, Reset Input, and Configuration Registers

1 Features

- I²C to Parallel Port Expander
- Operating Power-Supply Voltage Range of 1.65 V to 5.5 V
- Allows Bidirectional Voltage-Level Translation and GPIO Expansion Between 1.8-V, 2.5-V, 3.3-V, and 5-V I²C Bus and P-Ports
- Low Standby Current Consumption of 3 μ A
- 5-V Tolerant I/O Ports
- 400-kHz Fast I²C Bus
- Hardware Address Pin Allows Two TCA6416A Devices on the Same I²C/SMBus Bus
- Active-Low Reset Input ($\overline{\text{RESET}}$)
- Open-Drain Active-Low Interrupt Output ($\overline{\text{INT}}$)
- Input/Output Configuration Register
- Polarity Inversion Register
- Internal Power-On Reset
- Power-Up With All Channels Configured as Inputs
- No Glitch On Power Up
- Noise Filter on SCL/SDA Inputs
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- Routers (Telecom Switching Equipment)
- Personal Computers
- Personal Electronics (For Example, Gaming Consoles)
- Industrial Automation
- Products With GPIO-Limited Processors

3 Description

The TCA6416A is a 24-pin device that provides 16-bits of general purpose parallel input/output (I/O) expansion for the two-line bidirectional I²C bus (or SMBus) protocol. The device can operate with a power supply voltage ranging from 1.65 V to 5.5 V on the I²C bus side (VCCI) and a power supply voltage ranging from 1.65 V to 5.5 V on the P-port side (VCCP).

The device supports both 100-kHz (Standard-mode) and 400-kHz (Fast-mode) clock frequencies. I/O expanders such as the TCA6416A provide a simple solution when additional I/Os are needed for switches, sensors, push-buttons, LEDs, fans, etc.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|---------------------------|-------------------|
| TCA6416A | TSSOP (24) | 7.80 mm x 4.40 mm |
| | WQFN (24) | 4.00 mm x 4.00 mm |
| | BGA Microstar Junior (24) | 3.00 mm x 3.00 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic




Table of Contents

| | | | |
|---|-----------|--|-----------|
| 1 Features | 1 | 8.2 Functional Block Diagrams | 17 |
| 2 Applications | 1 | 8.3 Feature Description..... | 18 |
| 3 Description | 1 | 8.4 Device Functional Modes..... | 19 |
| 4 Revision History | 2 | 8.5 Programming | 19 |
| 5 Pin Configuration and Functions | 3 | 8.6 Register Maps | 20 |
| 6 Specifications | 5 | 9 Application and Implementation | 25 |
| 6.1 Absolute Maximum Ratings | 5 | 9.1 Application Information..... | 25 |
| 6.2 ESD Ratings..... | 5 | 9.2 Typical Application | 26 |
| 6.3 Recommended Operating Conditions..... | 5 | 10 Power Supply Recommendations | 29 |
| 6.4 Thermal Information | 6 | 10.1 Power-On Reset Requirements | 29 |
| 6.5 Electrical Characteristics..... | 7 | 11 Layout | 31 |
| 6.6 I ² C Interface Timing Requirements..... | 8 | 11.1 Layout Guidelines | 31 |
| 6.7 Reset Timing Requirements | 8 | 11.2 Layout Example | 32 |
| 6.8 Switching Characteristics | 8 | 12 Device and Documentation Support | 33 |
| 6.9 Typical Characteristics | 9 | 12.1 Trademarks | 33 |
| 7 Parameter Measurement Information | 12 | 12.2 Electrostatic Discharge Caution..... | 33 |
| 8 Detailed Description | 16 | 12.3 Glossary | 33 |
| 8.1 Overview | 16 | 13 Mechanical, Packaging, and Orderable Information | 33 |

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision C (September 2015) to Revision D | Page |
|--|-------------|
| • Changed the $t_{vd(data)}$ MAX value From: 1 μ s To: 0.9 μ s in the <i>I²C Interface Timing Requirements</i> table..... | 8 |
| • Changed the $t_{vd(ack)}$ MAX value From: 1 μ s To: 0.9 μ s in the <i>I²C Interface Timing Requirements</i> table..... | 8 |

| Changes from Revision B (January 2015) to Revision C | Page |
|--|-------------|
| • Changed units for t_{IV} and t_{IR} parameters from ns to μ s..... | 8 |

| Changes from Revision A (November 2009) to Revision B | Page |
|--|-------------|
| • Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section. | 1 |

5 Pin Configuration and Functions



The exposed center pad, if used, must be connected only as a secondary GND or must be left electrically open.

Table 1. ZQS Package Pin Assignments

| | | | | | |
|----------|----------|----------|----------|-------------------|----------|
| E | P13 | P11 | P10 | GND | P06 |
| D | P15 | P14 | P12 | P07 | P05 |
| C | P16 | P17 | P01 | P04 | P03 |
| B | ADDR | VCCP | VCCI | NB ⁽¹⁾ | P02 |
| A | SCL | SDA | INT | RESET | P00 |
| | 5 | 4 | 3 | 2 | 1 |

(1) NB — No ball at this position

Pin Functions

| NAME | PIN | | | DESCRIPTION |
|---------------------------|---------------|--------------|--------------|--|
| | TSSOP (PW) | QFN (RTW) | BGA (ZQS) | |
| $\overline{\text{INT}}$ | 1 | 22 | A3 | Interrupt output. Connect to V_{CCI} or V_{CCP} through a pull-up resistor. |
| VCCI | 2 | 23 | B3 | Supply voltage of I ² C bus. Connect directly to the supply voltage of the external I ² C master. |
| $\overline{\text{RESET}}$ | 3 | 24 | A2 | Active-low reset input. Connect to V_{CCI} or V_{CCP} through a pull-up resistor, if no active connection is used. |
| P00 | 4 | 1 | A1 | P-port input/output (push-pull design structure). At power on, P00 is configured as an input. |
| P01 | 5 | 2 | C3 | P-port input/output (push-pull design structure). At power on, P01 is configured as an input. |
| P02 | 6 | 3 | B1 | P-port input/output (push-pull design structure). At power on, P02 is configured as an input. |
| P03 | 7 | 4 | C1 | P-port input/output (push-pull design structure). At power on, P03 is configured as an input. |
| P04 | 8 | 5 | C2 | P-port input/output (push-pull design structure). At power on, P04 is configured as an input. |
| P05 | 9 | 6 | D1 | P-port input/output (push-pull design structure). At power on, P05 is configured as an input. |
| P06 | 10 | 7 | E1 | P-port input/output (push-pull design structure). At power on, P06 is configured as an input. |
| P07 | 11 | 8 | D2 | P-port input/output (push-pull design structure). At power on, P07 is configured as an input. |
| GND | 12 | 9 | E2 | Ground |
| P10 | 13 | 10 | E3 | P-port input/output (push-pull design structure). At power on, P10 is configured as an input. |
| P11 | 14 | 11 | E4 | P-port input/output (push-pull design structure). At power on, P11 is configured as an input. |
| P12 | 15 | 12 | D3 | P-port input/output (push-pull design structure). At power on, P12 is configured as an input. |
| P13 | 16 | 13 | E5 | P-port input/output (push-pull design structure). At power on, P13 is configured as an input. |
| P14 | 17 | 14 | D4 | P-port input/output (push-pull design structure). At power on, P14 is configured as an input. |
| P15 | 18 | 15 | D5 | P-port input/output (push-pull design structure). At power on, P15 is configured as an input. |
| P16 | 19 | 16 | C5 | P-port input/output (push-pull design structure). At power on, P16 is configured as an input. |
| P17 | 20 | 17 | C4 | P-port input/output (push-pull design structure). At power on, P17 is configured as an input. |
| ADDR | 21 | 18 | B5 | Address input. Connect directly to V_{CCP} or ground. |
| SCL | 22 | 19 | A5 | Serial clock bus. Connect to V_{CCI} through a pull-up resistor. |
| SDA | 23 | 20 | A4 | Serial data bus. Connect to V_{CCI} through a pull-up resistor. |
| VCCP | 24 | 21 | B4 | Supply voltage of TCA6416A for P-ports |

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | | MIN | MAX | UNIT |
|------------------|---|---------------------------------------|---|------|-----|------|
| V _{CCI} | Supply voltage | | | -0.5 | 6.5 | V |
| V _{CCP} | Supply voltage | | | -0.5 | 6.5 | V |
| V _I | Input voltage ⁽²⁾ | | | -0.5 | 6.5 | V |
| V _O | Output voltage ⁽²⁾ | | | -0.5 | 6.5 | V |
| I _{IK} | Input clamp current | ADDR, $\overline{\text{RESET}}$, SCL | V _I < 0 | | ±20 | mA |
| I _{OK} | Output clamp current | $\overline{\text{INT}}$ | V _O < 0 | | ±20 | mA |
| I _{IOK} | Input/output clamp current | P port | V _O < 0 or V _O > V _{CCP} | | ±20 | mA |
| | | SDA | V _O < 0 or V _O > V _{CCI} | | ±20 | |
| I _{OL} | Continuous output low current | P port | V _O = 0 to V _{CCP} | | 50 | mA |
| | | SDA, $\overline{\text{INT}}$ | V _O = 0 to V _{CCI} | | 25 | |
| I _{OH} | Continuous output high current | P port | V _O = 0 to V _{CCP} | | 50 | mA |
| I _{CC} | Continuous current through GND | | | | 200 | mA |
| | Continuous current through V _{CCP} | | | | 160 | |
| | Continuous current through V _{CCI} | | | | 10 | |
| T _{stg} | Storage temperature | | | -65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| | | | | MIN | MAX | UNIT |
|------------------|--------------------------------|-------------------------------------|--|------------------------|---------------------------------|------|
| V _{CCI} | Supply voltage | | | 1.65 | 5.5 | V |
| V _{CCP} | Supply voltage | | | 1.65 | 5.5 | |
| V _{IH} | High-level input voltage | SCL, SDA | | 0.7 × V _{CCI} | V _{CCI} ⁽¹⁾ | V |
| | | $\overline{\text{RESET}}$ | | 0.7 × V _{CCI} | 5.5 | |
| | | ADDR, P17–P00 | | 0.7 × V _{CCP} | 5.5 | |
| V _{IL} | Low-level input voltage | SCL, SDA, $\overline{\text{RESET}}$ | | -0.5 | 0.3 × V _{CCI} | V |
| | | ADDR, P17–P00 | | -0.5 | 0.3 × V _{CCP} | |
| I _{OH} | High-level output current | P17–P00 | | | 10 | mA |
| I _{OL} | Low-level output current | P17–P00 | | | 25 | mA |
| T _A | Operating free-air temperature | | | -40 | 85 | °C |

- (1) The SCL and SDA pins shall not be at a higher potential than the supply voltage V_{CCI} in the application, or an increase in current consumption will result.

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | TCA6416A | | | UNIT |
|---|------------|------------|-------------------------------|------|
| | PW (TSSOP) | RTW (WQFN) | ZQS (BGA MICROSTAR JUNIOR) | |
| | 24 PINS | 24 PINS | 24 PINS | |
| $R_{\theta JA}$ Junction-to-ambient thermal resistance | 108.8 | 43.6 | 159.2 | °C/W |
| $R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance | 54.0 | 46.2 | 138.2 | °C/W |
| $R_{\theta JB}$ Junction-to-board thermal resistance | 62.8 | 22.1 | 93.6 | °C/W |
| Ψ_{JT} Junction-to-top characterization parameter | 11.1 | 1.5 | 10.7 | °C/W |
| Ψ_{JB} Junction-to-board characterization parameter | 62.3 | 22.2 | 95.7 | °C/W |
| $R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance | N/A | 10.7 | N/A | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range, $V_{CC1} = 1.65\text{ V to }5.5\text{ V}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V_{CCP} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|--------------------------------------|----------------------------------|--|-----------------|------|--------------------|-----------|---------------|
| V_{IK} | Input diode clamp voltage | $I_I = -18\text{ mA}$ | 1.65 V to 5.5 V | -1.2 | | | V |
| V_{POR} | Power-on reset voltage | $V_I = V_{CCP}$ or GND, $I_O = 0$ | 1.65 V to 5.5 V | | 1 | 1.4 | V |
| V_{OH} | P-port high-level output voltage | $I_{OH} = -8\text{ mA}$ | 1.65 V | 1.2 | | | V |
| | | | 2.3 V | 1.8 | | | |
| | | | 3 V | 2.6 | | | |
| | | | 4.5 V | 4.1 | | | |
| | | $I_{OH} = -10\text{ mA}$ | 1.65 V | 1.1 | | | |
| | | | 2.3 V | 1.7 | | | |
| | | | 3 V | 2.5 | | | |
| | | | 4.5 V | 4.0 | | | |
| V_{OL} | P-port low-level output voltage | $I_{OL} = 8\text{ mA}$ | 1.65 V | | | 0.45 | V |
| | | | 2.3 V | | | 0.25 | |
| | | | 3 V | | | 0.25 | |
| | | | 4.5 V | | | 0.2 | |
| | | $I_{OL} = 10\text{ mA}$ | 1.65 V | | | 0.6 | |
| | | | 2.3 V | | | 0.3 | |
| | | | 3 V | | | 0.25 | |
| | | | 4.5 V | | | 0.2 | |
| I_{OL} | SDA | $V_{OL} = 0.4\text{ V}$ | 1.65 V to 5.5 V | 3 | | | mA |
| | \overline{INT} | $V_{OL} = 0.4\text{ V}$ | 1.65 V to 5.5 V | 3 | 15 | | |
| I_I | SCL, SDA, RESET | $V_I = V_{CC1}$ or GND | 1.65 V to 5.5 V | | | ± 0.1 | μA |
| | ADDR | $V_I = V_{CCP}$ or GND | | | | ± 0.1 | |
| I_{IH} | P port | $V_I = V_{CCP}$ | 1.65 V to 5.5 V | | | 1 | μA |
| I_{IL} | P port | $V_I = \text{GND}$ | | | | 1 | μA |
| I_{CC} ($I_{CC1} + I_{CCP}$) | SDA, P port, ADDR, RESET | V_I on SDA and $\overline{\text{RESET}} = V_{CC1}$ or GND, V_I on P port and ADDR = V_{CCP} , $I_O = 0$, I/O = inputs, $f_{SCL} = 400\text{ kHz}$ | 3.6 V to 5.5 V | | 10 | 20 | μA |
| | | | 2.3 V to 3.6 V | | 6.5 | 15 | |
| | | | 1.65 V to 2.3 V | | 4 | 9 | |
| | SCL, SDA, P port, ADDR, RESET | V_I on SCL, SDA and $\overline{\text{RESET}} = V_{CC1}$ or GND, V_I on P port and ADDR = V_{CCP} , $I_O = 0$, I/O = inputs, $f_{SCL} = 0$ | 3.6 V to 5.5 V | | 1.5 | 7 | |
| | | | 2.3 V to 3.6 V | | 1 | 3.2 | |
| | | | 1.65 V to 2.3 V | | 0.5 | 1.7 | |
| ΔI_{CC1} ΔI_{CCP} | SCL, SDA, RESET | One input at $V_{CC1} - 0.6\text{ V}$, Other inputs at V_{CC1} or GND | 1.65 V to 5.5 V | | | 25 | μA |
| | P port, ADDR | One input at $V_{CCP} - 0.6\text{ V}$, Other inputs at V_{CCP} or GND | | | | 80 | |
| C_i | SCL | $V_I = V_{CC1}$ or GND | 1.65 V to 5.5 V | | 6 | 7 | pF |
| C_{iO} | SDA | $V_{IO} = V_{CC1}$ or GND | 1.65 V to 5.5 V | | 7 | 8 | pF |
| | P port | $V_{IO} = V_{CCP}$ or GND | | | 7.5 | 8.5 | |

(1) Except for I_{CC} , all typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V_{CC}) and $T_A = 25^\circ\text{C}$. For I_{CC} , the typical values are at $V_{CCP} = V_{CC1} = 3.3\text{ V}$ and $T_A = 25^\circ\text{C}$.

6.6 I²C Interface Timing Requirements

 over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 18](#))

| | | STANDARD MODE I ² C BUS | | FAST MODE I ² C BUS | | UNIT |
|-----------------------|--|---------------------------------------|------|---------------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | |
| t _{scl} | I ² C clock frequency | 0 | 100 | 0 | 400 | kHz |
| t _{sch} | I ² C clock high time | 4 | | 0.6 | | μs |
| t _{scl} | I ² C clock low time | 4.7 | | 1.3 | | μs |
| t _{sp} | I ² C spike time | 0 | 50 | 0 | 50 | ns |
| t _{sds} | I ² C serial data setup time | 250 | | 100 | | ns |
| t _{sdh} | I ² C serial data hold time | 0 | | 0 | | ns |
| t _{icr} | I ² C input rise time | | 1000 | 20 + 0.1C _b ⁽¹⁾ | 300 | ns |
| t _{icf} | I ² C input fall time | | 300 | 20 + 0.1C _b ⁽¹⁾ | 300 | ns |
| t _{ocf} | I ² C output fall time; 10 pF to 400 pF bus | | 300 | 20 + 0.1C _b ⁽¹⁾ | 300 | μs |
| t _{buf} | I ² C bus free time between Stop and Start | 4.7 | | 1.3 | | μs |
| t _{sts} | I ² C Start or repeater Start condition setup time | 4.7 | | 0.6 | | μs |
| t _{sth} | I ² C Start or repeater Start condition hold time | 4 | | 0.6 | | μs |
| t _{sps} | I ² C Stop condition setup time | 4 | | 0.6 | | μs |
| t _{vd(data)} | Valid data time; SCL low to SDA output valid | | 1 | | 0.9 | μs |
| t _{vd(ack)} | Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low | | 1 | | 0.9 | μs |

 (1) C_b = total capacitance of one bus line in pF

6.7 Reset Timing Requirements

 over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 21](#))

| | | STANDARD MODE I ² C BUS | | FAST MODE I ² C BUS | | UNIT |
|--------------------|------------------------------|---------------------------------------|-----|-----------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | |
| t _w | Reset pulse duration | 4 | | 4 | | ns |
| t _{REC} | Reset recovery time | 0 | | 0 | | ns |
| t _{RESET} | Time to reset ⁽¹⁾ | 600 | | 600 | | ns |

(1) Minimum time for SDA to become high or minimum time to wait before doing a START

6.8 Switching Characteristics

 over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted) (see [Figure 18](#))

| PARAMETER | FROM | TO | STANDARD MODE I ² C BUS | | FAST MODE I ² C BUS | | UNIT |
|-----------------|----------------------------|--------|---------------------------------------|-----|-----------------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| t _{IV} | Interrupt valid time | P port | | 4 | | 4 | μs |
| t _{IR} | Interrupt reset delay time | SCL | | 4 | | 4 | μs |
| t _{PV} | Output data valid | SCL | | 400 | | 400 | ns |
| t _{PS} | Input data setup time | P port | 0 | | 0 | | ns |
| t _{PH} | Input data hold time | P port | 300 | | 300 | | ns |

6.9 Typical Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 1. Supply Current vs Temperature




Figure 2. Standby Supply Current vs Temperature




Figure 3. Supply Current vs Supply Voltage




Figure 4. I/O Sink Current vs Output Low Voltage




Figure 5. I/O Sink Current vs Output Low Voltage




Figure 6. I/O Sink Current vs Output Low Voltage

Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 7. I/O Sink Current vs Output Low Voltage




Figure 8. I/O Sink Current vs Output Low Voltage




Figure 9. I/O Sink Current vs Output Low Voltage




Figure 10. I/O Low Voltage vs Temperature




Figure 11. I/O Source Current vs Output High Voltage




Figure 12. I/O Source Current vs Output High Voltage

Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 13. I/O Source Current vs Output High Voltage




Figure 14. I/O Source Current vs Output High Voltage




Figure 15. I/O Source Current vs Output High Voltage




Figure 16. I/O Source Current vs Output High Voltage






Figure 17. I/O High Voltage vs Temperature

7 Parameter Measurement Information



SDA LOAD CONFIGURATION




VOLTAGE WAVEFORMS

| BYTE | DESCRIPTION |
|------|--------------------------|
| 1 | I ² C address |
| 2 | Input register port data |


- A. C_L includes probe and jig capacitance. t_{ocf} is measured with C_L of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 18. I²C Interface Load Circuit And Voltage Waveforms

Parameter Measurement Information (continued)






INTERRUPT LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 19. Interrupt Load Circuit and Voltage Waveforms

Parameter Measurement Information (continued)

P-PORT LOAD CONFIGURATION

WRITE MODE ($R/\bar{W} = 0$)

READ MODE ($R/\bar{W} = 1$)


- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from $0.7 \times V_{CC}$ on SCL to 50% I/O (P_n) output.
- C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 20. P-Port Load Circuit and Timing Waveforms


Parameter Measurement Information (continued)



SDA LOAD CONFIGURATION



P-PORT LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r/t_f \leq 30\text{ ns}$.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 21. Reset Load Circuits and Voltage Waveforms

8 Detailed Description

8.1 Overview

The TCA6416A is a 16-bit I/O expander for the two-line bidirectional bus (I²C) is designed for 1.65-V to 5.5-V operation. It provides general-purpose remote I/O expansion and bidirectional voltage translation for processors through I²C communication, an interface consisting of serial clock (SCL), and serial data (SDA) signals.

The major benefit of the TCA6416A is its voltage translation capability over a of a wide supply voltage range. This allows the TCA6416A to interface with modern processors on the I²C side, where supply levels are lower to conserve power. In contrast to the dropping power supplies of processors, some PCB components such as LEDs, still require a 5-V power supply.

The VCCI pin is the power supply for the I²C bus, and therefore the pull-up resistors connected to the SCL, SDA, INT, and RESET pins should be terminated at V_{CCI} on the opposite side. level of the I²C bus to the TCA6416A. The VCCP pin is the power supply for the P-ports and if pull-up resistors are used on any P-port or LEDs are driven by any P-port, then the resistor(s) or LED(s) connected to P00-P07 and P10-P17 should be terminated at V_{CCP} on the opposite side. The device P-ports configured as outputs have the ability to sink up to 25 mA for directly driving LEDs, but the current must be limited externally with an additional resistance.

The features of the device include an interrupt that is generated on the $\overline{\text{INT}}$ pin whenever an input port changes state. The devices can also be reset to its default state by applying a low logic level to the $\overline{\text{RESET}}$ pin or by cycling power to the device and causing a power-on reset. The ADDR hardware selectable address pin allows two TCA6416A devices to be connected to the same I²C bus.


The TCA6416A open-drain interrupt ($\overline{\text{INT}}$) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed. The $\overline{\text{INT}}$ pin can be connected to the interrupt input of a processor. By sending an interrupt signal on this line, the TCA6416A can inform the processor if there is incoming data on the remote I/O ports without having to communicate via the I²C bus. Thus, the TCA6416A can remain a simple slave device.

The system master can reset the TCA6416A in the event of a timeout or other improper operation by asserting a low on the $\overline{\text{RESET}}$ input pin or by cycling the power to the VCCP pin and causing a power-on reset (POR). A reset puts the registers in their default state and initializes the I²C /SMBus state machine. The $\overline{\text{RESET}}$ feature and a POR cause the same reset/initialization to occur, but the $\overline{\text{RESET}}$ feature does so without powering down the part.

One hardware pin (ADDR) can be used to program and vary the fixed I²C address and allow two devices to share the same I²C bus or SMBus.


The TCA6416A's digital core consists of eight 8-bit data registers: two Configuration registers (input or output selection), two Input Port registers, two Output Port registers, and two Polarity Inversion registers. At power on or after a reset, the I/Os are configured as inputs. However, the system master can configure the I/Os as either inputs or outputs by writing to the Configuration registers. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

8.2 Functional Block Diagrams



- A. All I/Os are set to inputs at reset.
- B. Pin numbers shown are for the PW package.

Figure 22. Logic Diagram (Positive Logic)



- A. On power up or reset, all registers return to default values.

Figure 23. Simplified Schematic of P0 to P17

8.3 Feature Description

8.3.1 Voltage Translation

Table 2 lists all of the optional voltage supply level combinations for the I²C bus (V_{CCI}) and the P-ports (V_{CCP}) supported by the TCA6416A.

Table 2. Voltage Translation

| V_{CCI} (SDA AND SCL OF I ² C MASTER) (V) | V_{CCP} (P-PORTS) (V) |
|---|----------------------------|
| 1.8 | 1.8 |
| 1.8 | 2.5 |
| 1.8 | 3.3 |
| 1.8 | 5 |
| 2.5 | 1.8 |
| 2.5 | 2.5 |
| 2.5 | 3.3 |
| 2.5 | 5 |
| 3.3 | 1.8 |
| 3.3 | 2.5 |
| 3.3 | 3.3 |
| 3.3 | 5 |
| 5 | 1.8 |
| 5 | 2.5 |
| 5 | 3.3 |
| 5 | 5 |

8.3.2 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

8.3.3 Interrupt Output (\overline{INT})

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{IV} , the signal \overline{INT} is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or when data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as \overline{INT} .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register.

The \overline{INT} output has an open-drain structure and requires pull-up resistor to V_{CCP} or V_{CCI} depending on the application. \overline{INT} should be connected to the voltage source of the device that requires the interrupt information.

8.3.4 Reset Input (\overline{RESET})

The \overline{RESET} input can be asserted to initialize the system while keeping the V_{CCP} at its operating level. A reset can be accomplished by holding the \overline{RESET} pin low for a minimum of t_W . The TCA6416A registers and I²C/SMBus state machine are changed to their default state once \overline{RESET} is low (0). When \overline{RESET} is high (1), the I/O levels at the P port can be changed externally or through the master. This input requires a pull-up resistor to V_{CCI} , if no active connection is used.

8.4 Device Functional Modes

8.4.1 Power-On Reset

When power (from 0 V) is applied to V_{CCP} , an internal power-on reset holds the TCA6416A in a reset condition until V_{CCP} has reached V_{POR} . At that time, the reset condition is released, and the TCA6416A registers and I²C/SMBus state machine initializes to their default states. After that, V_{CCP} must be lowered to below V_{PORF} and back up to the operating voltage for a power-reset cycle.

8.5 Programming

8.5.1 I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see Figure 24). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the slave device must not be changed between the Start and the Stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 25).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 24).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 26). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 24. Definition of Start and Stop Conditions




Figure 25. Bit Transfer

Programming (continued)




Figure 26. Acknowledgment on the I²C Bus

Table 3. Interface Definition

| BYTE | BIT | | | | | | | |
|--------------------------------|---------|-----|-----|-----|-----|-----|------|---------|
| | 7 (MSB) | 6 | 5 | 4 | 3 | 2 | 1 | 0 (LSB) |
| I ² C slave address | L | H | L | L | L | L | ADDR | R/W |
| I/O data bus | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |

8.6 Register Maps

8.6.1 Device Address

The address of the TCA6416A is shown in [Figure 27](#).




Figure 27. TCA6416A Address

Table 4. Address Reference

| ADDR | I ² C BUS SLAVE ADDRESS |
|------|------------------------------------|
| L | 32 (decimal), 20 (hexadecimal) |
| H | 33 (decimal), 21 (hexadecimal) |

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte, which is stored in the control register in the TCA6416A. Three bits of this data byte state the operation (read or write) and the internal registers (input, output, polarity inversion, or configuration) that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

Once a new command has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 28. Control Register Bits

Table 5. Command Byte

| CONTROL REGISTER BITS | | | | | | | | COMMAND BYTE (HEX) | REGISTER | PROTOCOL | POWER-UP DEFAULT |
|-----------------------|----|----|----|----|----|----|----|-----------------------|----------------------|-----------------|--------------------------|
| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | Input Port 0 | Read byte | xxxx xxxx ⁽¹⁾ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 | Input Port 1 | Read byte | xxxx xxxx ⁽¹⁾ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 | Output Port 0 | Read/write byte | 1111 1111 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 | Output Port 1 | Read/write byte | 1111 1111 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 | Polarity Inversion 0 | Read/write byte | 0000 0000 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05 | Polarity Inversion 1 | Read/write byte | 0000 0000 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06 | Configuration 0 | Read/write byte | 1111 1111 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 07 | Configuration 1 | Read/write byte | 1111 1111 |

(1) Undefined

8.6.3 Register Descriptions

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. They act only on read operation. Writes to these registers have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I²C device that the Input Port register will be accessed next.

Table 6. Registers 0 and 1 (Input Port Registers)

| BIT | I-07 | I-06 | I-05 | I-04 | I-03 | I-02 | I-01 | I-00 |
|---------|------|------|------|------|------|------|------|------|
| DEFAULT | X | X | X | X | X | X | X | X |
| BIT | I-17 | I-16 | I-15 | I-14 | I-13 | I-12 | I-11 | I-10 |
| DEFAULT | X | X | X | X | X | X | X | X |

The Output Port registers (registers 2 and 3) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 7. Registers 2 and 3 (Output Port Registers)

| BIT | O-07 | O-06 | O-05 | O-04 | O-03 | O-02 | O-01 | O-00 |
|---------|------|------|------|------|------|------|------|------|
| DEFAULT | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| BIT | O-17 | O-16 | O-15 | O-14 | O-13 | O-12 | O-11 | O-10 |
| DEFAULT | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

The Polarity Inversion registers (register 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in these registers is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Table 8. Registers 4 and 5 (Polarity Inversion Registers)

| BIT | P-07 | P-06 | P-05 | P-04 | P-03 | P-02 | P-01 | P-00 |
|---------|------|------|------|------|------|------|------|------|
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BIT | P-17 | P-16 | P-15 | P-14 | P-13 | P-12 | P-11 | P-10 |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The Configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output.

Table 9. Registers 6 and 7 (Configuration Registers)

| BIT | C-07 | C-06 | C-05 | C-04 | C-03 | C-02 | C-01 | C-00 |
|---------|------|------|------|------|------|------|------|------|
| DEFAULT | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| BIT | C-17 | C-16 | C-15 | C-14 | C-13 | C-12 | C-11 | C-10 |
| DEFAULT | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

8.6.4 Bus Transactions

Data is exchanged between the master and TCA6416A through write and read commands.

8.6.4.1 Writes

Data is transmitted to the TCA6416A by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 27 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.

The eight registers within the TCA6416A are configured to operate as four register pairs. The four pairs are input ports, output ports, polarity inversion ports and configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see Figure 29 and Figure 30). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.




Figure 29. Write to Output Port Register




Figure 30. Write to Configuration or Polarity Inversion Registers

8.6.4.2 Reads

The bus master first must send the TCA6416A address with the LSB set to a logic 0 (see Figure 27 for device address). The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA6416A (see Figure 31 and Figure 32).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflects the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 31. Read From Register



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from P port (see [Figure 31](#)).

Figure 32. Read Input Port Register

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

Applications of the TCA6416A will have this device connected as a slave to an I2C master (processor), and the I2C bus may contain any number of other slave devices. The TCA6416A will be in a remote location from the master, placed close to the GPIOs to which the master needs to monitor or control.

A typical application of the TCA6416A will operate with a lower voltage on the master side (VCCI), and a higher voltage on the P-port side (VCCP). The P-ports can be configured as outputs connected to inputs of devices such as enable, reset, power select, the gate of a switch, and LEDs. The P-ports can also be configured as inputs to receive data from interrupts, alarms, status outputs, or push buttons.

9.2 Typical Application

Figure 33 shows an application in which the TCA6416A can be used.



- A. Device address configured as 0100000 for this example.
- B. P00 and P02–P10 are configured as inputs.
- C. P01 and P11–P17 are configured as outputs.
- D. Pin numbers shown are for the PW package.
- E. Resistors are required for inputs (on P port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P port) do not need pullup resistors.

Figure 33. Typical Application Schematic

9.2.1 Design Requirements

Table 10. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|---|---------------|
| I ² C input voltage (V _{CCI}) | 1.8 V |
| P-port input/output voltage (V _{CCP}) | 5 V |
| Output current rating, P-port sinking (I _{OL}) | 25 mA |
| Output current rating, P-port sourcing (I _{OH}) | 10 mA |
| I ² C bus clock (SCL) speed | 400 kHz |

9.2.2 Detailed Design Procedure

The pull-up resistors, R_p , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the I²C bus. The minimum pull-up resistance is a function of V_{CC} , $V_{OL(max)}$, and I_{OL} :

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}} \tag{1}$$

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, $f_{SCL} = 400$ kHz) and bus capacitance, C_b :

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an I²C bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9538, C_i for SCL or C_{io} for SDA, the capacitance of wires/connections/traces, and the capacitance of additional slaves on the bus.

9.2.2.1 Minimizing I_{CC} When I/Os Control LEDs

When the I/Os are used to control LEDs, normally they are connected to V_{CC} through a resistor as shown in Figure 34. For a P-port configured as an input, I_{CC} increases as V_I becomes lower than V_{CC} . The LED is a diode, with threshold voltage V_T , and when a P-port is configured as an input the LED will be off but V_I is a V_T drop below V_{CC} .

For battery-powered applications, it is essential that the voltage of P-ports controlling LEDs is greater than or equal to V_{CC} when the P-ports are configured as input to minimize current consumption. Figure 34 shows a high-value resistor in parallel with the LED. Figure 35 shows V_{CC} less than the LED supply voltage by at least V_T . Both of these methods maintain the I/O V_I at or above V_{CC} and prevents additional supply current consumption when the P-port is configured as an input and the LED is off.




Figure 34. High-Value Resistor in Parallel With LED






Figure 35. Device Supplied by a Lower Voltage

9.2.3 Application Curves



10 Power Supply Recommendations

10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA6416A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 38 and Figure 39.




Figure 38. V_{CC} is Lowered Below 0.2 V or 0 V and Then Ramped up to V_{CC}




Figure 39. V_{CC} is Lowered Below the POR Threshold, Then Ramped Back up to V_{CC}

Table 11 specifies the performance of the power-on reset feature for TCA6416A for both types of power-on reset.

Table 11. Recommended Supply Sequencing and Ramp Rates^{(1) (2)}

| PARAMETER | | | MIN | TYP | MAX | UNIT |
|------------------|---|---------------|-----|-----|------|---------|
| t_{FT} | Fall rate | See Figure 38 | 0.1 | | 2000 | ms |
| t_{RT} | Rise rate | See Figure 38 | 0.1 | | 2000 | ms |
| t_{TRR_GND} | Time to re-ramp (when V_{CC} drops to GND) | See Figure 38 | 1 | | | μ s |
| t_{TRR_POR50} | Time to re-ramp (when V_{CC} drops to $V_{POR_MIN} - 50$ mV) | See Figure 39 | 1 | | | μ s |
| V_{CC_GH} | Level that V_{CCP} can glitch down to, but not cause a functional disruption when $V_{CCX_GW} = 1$ μ s | See Figure 40 | | | 1.2 | V |
| t_{GW} | Glitch width that will not cause a functional disruption when $V_{CCX_GH} = 0.5 \times V_{CCx}$ | See Figure 40 | | | 10 | μ s |
| V_{PORF} | Voltage trip point of POR on falling V_{CC} | | 0.7 | | | V |
| V_{PORR} | Voltage trip point of POR on rising V_{CC} | | | | 1.4 | V |

(1) $T_A = 25^\circ\text{C}$ (unless otherwise noted).

(2) Not tested. Specified by design.

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 40 and Table 11 provide more information on how to measure these specifications.




Figure 40. Glitch Width and Glitch Height

V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 41 and Table 11 provide more details on this specification.




Figure 41. V_{POR}

11 Layout


11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA6416A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCCP pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TCA6416A as possible. These best practices are shown in [Figure 42](#).

For the layout example provided in [Figure 42](#), it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power (V_{CCI} and V_{CCP}) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to V_{CCI} , V_{CCP} , or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in [Figure 42](#).

11.2 Layout Example



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|----------------------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| TCA6416APWR | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PH416A | Samples |
| TCA6416ARTWR | ACTIVE | WQFN | RTW | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PH416A | Samples |
| TCA6416AZQSR | ACTIVE | BGA MICROSTAR JUNIOR | ZQS | 24 | 2500 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | PH416A | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|----------------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TCA6416APWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| TCA6416ARTWR | WQFN | RTW | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| TCA6416AZQSR | BGA MICROSTAR JUNIOR | ZQS | 24 | 2500 | 330.0 | 12.4 | 3.3 | 3.3 | 1.6 | 8.0 | 12.0 | Q1 |


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|----------------------|-----------------|------|------|-------------|------------|-------------|
| TCA6416APWR | TSSOP | PW | 24 | 2000 | 367.0 | 367.0 | 38.0 |
| TCA6416ARTWR | WQFN | RTW | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| TCA6416AZQSR | BGA MICROSTAR JUNIOR | ZQS | 24 | 2500 | 336.6 | 336.6 | 28.6 |

RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4206244/C 07/11


- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View
Exposed Thermal Pad Dimensions

4206249-3/P 05/15

NOTES: A. All linear dimensions are in millimeters

RTW (S-PWQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




4040064-6/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G24)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

ZQS (S-PBGA-N24)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-225
 - D. This package is lead-free.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.