



# 1.5A, 24V, 17MHz POWER OPERATIONAL AMPLIFIER

Check for Samples: [OPA564](#)

## FEATURES

- **HIGH OUTPUT CURRENT: 1.5A**
- **WIDE POWER-SUPPLY RANGE:**
  - **Single Supply: +7V to +24V**
  - **Dual Supply: ±3.5V to ±12V**
- **LARGE OUTPUT SWING: 20V<sub>PP</sub> at 1.5A**
- **FULLY PROTECTED:**
  - **THERMAL SHUTDOWN**
  - **ADJUSTABLE CURRENT LIMIT**
- **DIAGNOSTIC FLAGS:**
  - **OVER-CURRENT**
  - **THERMAL SHUTDOWN**
- **OUTPUT ENABLE/SHUTDOWN CONTROL**
- **HIGH SPEED:**
  - **GAIN-BANDWIDTH PRODUCT: 17MHz**
  - **FULL-POWER BANDWIDTH AT 10V<sub>PP</sub>: 1.3MHz**
  - **SLEW RATE: 40V/μs**
- **DIODE FOR JUNCTION TEMPERATURE MONITORING**
- **HSOP-20 PowerPAD™ PACKAGE (Bottom- and Top-Side Thermal Pad Versions)**

## APPLICATIONS

- **POWERLINE COMMUNICATIONS**
- **VALVE, ACTUATOR DRIVER**
- **V<sub>COM</sub> DRIVER**
- **MOTOR DRIVER**
- **AUDIO POWER AMPLIFIER**
- **POWER-SUPPLY OUTPUT AMPLIFIER**
- **TEST EQUIPMENT AMPLIFIER**
- **TRANSDUCER EXCITATION**
- **LASER DIODE DRIVER**
- **GENERAL-PURPOSE LINEAR POWER BOOSTER**

## DESCRIPTION

The OPA564 is a low-cost, high-current operational amplifier that is ideal for driving up to 1.5A into reactive loads. The high slew rate provides 1.3MHz full-power bandwidth and excellent linearity. These monolithic integrated circuits provide high reliability in demanding powerline communications and motor control applications.

The OPA564 operates from a single supply of 7V to 24V, or dual power supplies of ±3.5V to ±12V. In single-supply operation, the input common-mode range extends to the negative supply. At maximum output current, a wide output swing provides a 20V<sub>PP</sub> (I<sub>OUT</sub> = 1.5A) capability with a nominal 24V supply.

The OPA564 is internally protected against over-temperature conditions and current overloads. It is designed to provide an accurate, user-selected current limit. Two flag outputs are provided; one indicates current limit and the second shows a thermal over-temperature condition. It also has an Enable/Shutdown pin that can be forced low to shut down the output, effectively disconnecting the load.

The OPA564 is housed in a thermally-enhanced, surface-mount PowerPAD™ package (HSOP-20) with the choice of the thermal pad on either the top side or the bottom side of the package. Operation for both versions is specified over the industrial temperature range, –40°C to +85°C.

## OPA564 RELATED PRODUCTS

FEATURES	DEVICE
Zerø-Drift PGA with 2-Channel Input Mux and SPI	<a href="#">PGA112</a>
Zerø-Drift Operational Amplifier, 50MHz, RRI/O, Single-Supply	<a href="#">OPA365</a>
Quad Operational Amplifier, JFET Input, Low Noise	<a href="#">TL074</a>
Power Operational Amplifier, 1.2A, 15V, 17MHz, 50V/μs	<a href="#">OPA561</a>



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments, Inc.

All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
OPA564	HSOP-20 (PowerPAD on bottom)	DWP	OPA564
	HSOP-20 (PowerPAD on top)	DWD	OPA564

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		OPA564	UNIT
Supply Voltage, $V_S = (V+) - (V-)$		+26	V
Signal Input Terminals	Voltage <sup>(2)</sup>	(V-)–0.4 to (V+)+0.4	V
	Current Through ESD Diodes <sup>(2)</sup>	±10	mA
	Maximum Differential Voltage Across Inputs <sup>(3)</sup>	0.5	V
Signal Output Terminals	Voltage	(V-)–0.4 to (V+)+0.4	V
	Current <sup>(4)</sup>	±10	mA
Output Short-Circuit <sup>(5)</sup>		Continuous	
Operating Junction Temperature, $T_J$		–40 to +125	°C
Storage Temperature, $T_A$		–55 to +150	°C
Junction Temperature, $T_J$		+150	°C
ESD Ratings	Human Body Model (HBM)	4000	V
	Charged Device Model (CDM)	1000	V
	Machine Model (MM)	200	V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Input terminals are diode-clamped to the power-supply rails. Signals that can swing more than 0.4V beyond the supply rails should be current limited to 10mA or less.
- (3) Refer to [Figure 43](#) for information on input protection. See [Input Protection](#) section.
- (4) Output terminals are diode-clamped to the power-supply rails. Input signals forcing the output terminal more than 0.4V beyond the supply rails should be current limited to 10mA or less.
- (5) Short-circuit to ground within SOA. See [Power Dissipation and Safe Operating Area](#) for more information.

## ELECTRICAL CHARACTERISTICS

**Boldface** limits apply over the specified temperature range:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

At  $T_{\text{CASE}} = +25^\circ\text{C}$ ,  $V_S = \pm 12\text{V}$ ,  $R_{\text{LOAD}} = 20\text{k}\Omega$  to GND,  $R_{\text{SET}} = 7.5\text{k}\Omega$ , and  $\overline{\text{E/S}}$  pin enabled, unless otherwise noted.

PARAMETERS	CONDITIONS	OPA564			UNIT
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b>					
Input Offset Voltage	$V_{\text{OS}}$		$\pm 2$	$\pm 20$	mV
<b>vs Temperature</b>	$dV_{\text{OS}}/dT$		$\pm 10$		$\mu\text{V}/^\circ\text{C}$
<b>vs Power Supply</b>	PSRR	$V_{\text{CM}} = 0\text{V}$ , $V_S = \pm 3.5\text{V}$ to $\pm 13\text{V}$	10	150	$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b>					
Input Bias Current <sup>(1)</sup>	$I_{\text{B}}$	$V_{\text{CM}} = 0\text{V}$	10	100	pA
<b>vs Temperature</b>			See <a href="#">Figure 10, Typical Characteristics</a>		
Input Offset Current <sup>(1)</sup>	$I_{\text{OS}}$		10	100	pA
<b>NOISE</b>					
Input Voltage Noise Density	$e_n$	$f = 1\text{kHz}$	102.8		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{kHz}$	20		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{kHz}$	8		$\text{nV}/\sqrt{\text{Hz}}$
Input Current Noise	$i_n$	$f = 1\text{kHz}$	4		$\text{fA}/\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b>					
Common-Mode Voltage Range:	$V_{\text{CM}}$	Linear Operation	(V-)	(V+)-3	V
Common-Mode Rejection Ratio	CMRR	$V_{\text{CM}} = (\text{V-})$ to $(\text{V+})-3\text{V}$	70	80	dB
<b>vs Temperature</b>			See <a href="#">Figure 9, Typical Characteristics</a>		
<b>INPUT IMPEDANCE</b>					
Differential			$10^{12} \parallel 16$		$\Omega \parallel \text{pF}$
Common-Mode			$10^{12} \parallel 9$		$\Omega \parallel \text{pF}$
<b>OPEN-LOOP GAIN</b>					
Open-Loop Voltage Gain	$A_{\text{OL}}$	$V_{\text{OUT}} = 20\text{V}_{\text{PP}}$ , $R_{\text{LOAD}} = 1\text{k}\Omega$	80	108	dB
		$V_{\text{OUT}} = 20\text{V}_{\text{PP}}$ , $R_{\text{LOAD}} = 10\Omega$		93	dB
<b>FREQUENCY RESPONSE</b>					
Gain-Bandwidth Product <sup>(1)</sup>	GBW	$R_{\text{LOAD}} = 5\Omega$		17	MHz
Slew Rate	SR	$G = 1$ , 10V Step		40	$\text{V}/\mu\text{s}$
Full Power Bandwidth		$G = +2$ , $V_{\text{OUT}} = 10\text{V}_{\text{PP}}$		1.3	MHz
Settling Time $\pm 0.1\%$		$G = +1$ , 10V Step, $C_{\text{LOAD}} = 100\text{pF}$		0.6	$\mu\text{s}$
$\pm 0.01\%$		$G = +1$ , 10V Step, $C_{\text{LOAD}} = 100\text{pF}$		0.8	$\mu\text{s}$
Total Harmonic Distortion + Noise	THD+N	$f = 1\text{kHz}$ , $R_{\text{LOAD}} = 5\Omega$ , $G = +1$ , $V_{\text{OUT}} = 5\text{V}_{\text{P}}$		0.003	%
<b>OUTPUT</b>					
Voltage Output:	$V_{\text{OUT}}$				
Positive		$I_{\text{OUT}} = 0.5\text{A}$	(V+)-1	(V+)-0.4	V
Negative		$I_{\text{OUT}} = -0.5\text{A}$	(V-)+1	(V-)+0.3	V
Positive		$I_{\text{OUT}} = 1.5\text{A}$	(V+)-2	(V+)-1.5	V
Negative		$I_{\text{OUT}} = -1.5\text{A}$	(V-)+2	(V-)+1.1	V

(1) See [Typical Characteristics](#).

## ELECTRICAL CHARACTERISTICS (continued)

**Boldface** limits apply over the specified temperature range:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

At  $T_{\text{CASE}} = +25^\circ\text{C}$ ,  $V_S = \pm 12\text{V}$ ,  $R_{\text{LOAD}} = 20\text{k}\Omega$  to GND,  $R_{\text{SET}} = 7.5\text{k}\Omega$ , and  $\overline{\text{E/S}}$  pin enabled, unless otherwise noted.

PARAMETERS	CONDITIONS	OPA564			UNIT
		MIN	TYP	MAX	
<b>OUTPUT, continued</b>					
Maximum Continuous Current, dc	$I_{\text{OUT}}$		1.5 <sup>(2)</sup>		A
Output Impedance, closed loop	$R_{\text{O}}$		10		$\Omega$
Output Impedance, open loop	$Z_{\text{O}}$		See <a href="#">Figure 24, Typical Characteristics</a>		
Output Current Limit Range <sup>(3)</sup>			$\pm 0.4$ to $\pm 2.0$		A
Current Limit Equation	$I_{\text{LIM}}$		$I_{\text{LIM}} \approx 20000 \times \left( \frac{1.2\text{V}}{5000 + R_{\text{SET}}} \right)$ <sup>(4) (5)</sup>		A
			Solved for $R_{\text{SET}}$ (Current Limit)		
			$R_{\text{SET}} \approx (24\text{k}/I_{\text{LIM}}) - 5\text{k}\Omega$		$\Omega$
Current Limit Accuracy			10		%
Current Limit Overshoot <sup>(6) (7)</sup>			50		%
Output Shut Down					
Output Impedance <sup>(8)</sup>			6    120		$\text{G}\Omega$    pF
Capacitive Load Drive	$C_{\text{LOAD}}$		See <a href="#">Figure 6, Typical Characteristics</a>		
<b>DIGITAL CONTROL</b>					
Enable/Shutdown Mode INPUT		$V_{\text{DIG}} = +3.3\text{V}$ to $+5.5\text{V}$ referenced to $V^-$			
$V_{\overline{\text{E/S}}}$ High (output enabled)		$\overline{\text{E/S}}$ Pin Open or Forced High	$(V^-)+2$		$(V^-)+V_{\text{DIG}}$
$V_{\overline{\text{E/S}}}$ Low (output shut down)		$\overline{\text{E/S}}$ Pin Forced Low	$(V^-)$		$(V^-)+0.8$
$I_{\overline{\text{E/S}}}$ High (output enabled)		$\overline{\text{E/S}}$ Pin Indicates High		10	$\mu\text{A}$
$I_{\overline{\text{E/S}}}$ Low (output shut down)		$\overline{\text{E/S}}$ Pin Indicates Low		1	$\mu\text{A}$
Output Shutdown Time				1	$\mu\text{s}$
Output Enable Time				3	$\mu\text{s}$
Current Limit Flag Output					
Normal Operation		Sinking $10\mu\text{A}$		0	$(V^-)+0.8$
Current-Limited		Sourcing $20\mu\text{A}$	$(V^-)+2$	$V_{\text{DIG}}$	V
<b>Thermal Shutdown</b>					
Normal Operation		Sinking $200\mu\text{A}$		0	$(V^-)+0.8$
Thermally Shutdown <sup>(9)</sup>		Sourcing $200\mu\text{A}$	$(V^-)+2$	$V_{\text{DIG}}$	V
Junction Temperature at Shutdown <sup>(10)</sup>				+140 to +157	$^\circ\text{C}$
Hysteresis <sup>(10)</sup>				15 to 19	$^\circ\text{C}$
<b>T<sub>SENSE</sub></b>					
Diode Ideality Factor	$\eta$			1.033	

(2) Under safe operating conditions. See [Power Dissipation and Safe Operating Area](#) for safe operating area (SOA) information.

(3) Minimum current limit is 0.4A. See [Adjustable Current Limit](#) in the [Applications](#) section.

(4) Quiescent current increases when the current limit is increased (see [Typical Characteristics](#)).

(5)  $R_{\text{SET}}$  (current limit) can range from  $55\text{k}\Omega$  ( $I_{\text{OUT}} = 400\text{mA}$ ) to  $10\text{k}\Omega$  ( $I_{\text{OUT}} = 1.6\text{A}$  typ). See [Adjustable Current Limit](#) in the [Applications](#) section.

(6) See [Typical Characteristics](#).

(7) Transient load transition time must be  $\geq 200\text{ns}$ .

(8) See [Enable/Shutdown \(E/S\) Pin](#) in the [Applications](#) section.

(9) When sourcing, the  $V_{\text{DIG}}$  supply must be able to supply the current.

(10) Characterized, but not production tested.

**ELECTRICAL CHARACTERISTICS (continued)**

**Boldface** limits apply over the specified temperature range:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

At  $T_{\text{CASE}} = +25^\circ\text{C}$ ,  $V_S = \pm 12\text{V}$ ,  $R_{\text{LOAD}} = 20\text{k}\Omega$  to GND,  $R_{\text{SET}} = 7.5\text{k}\Omega$ , and  $\overline{\text{E/S}}$  pin enabled, unless otherwise noted.

PARAMETERS	CONDITIONS	OPA564			UNIT
		MIN	TYP	MAX	
<b>POWER SUPPLY<sup>(11)</sup></b>					
Specified Voltage Range	$V_S$		$\pm 12$		V
Operating Voltage Range		7		24	V
Quiescent Current <sup>(12)</sup>	$I_Q$		39	50	mA
<b>Over Temperature</b>				<b>50</b>	<b>mA</b>
Quiescent Current in Shutdown Mode	$I_{\text{QSD}}$			5	mA
Specified Voltage for Digital	$V_{\text{DIG}}$	$(V-) + 3.0$		$(V-) + 5.5$	V
Digital Quiescent Current	$I_{\text{DIG}}$	$V_{\text{DIG}} = 5\text{V}$	43	100	$\mu\text{A}$
<b>TEMPERATURE RANGE</b>					
Specified Range		-40		+85	$^\circ\text{C}$
Operating Range		-40		+125 <sup>(13)</sup>	$^\circ\text{C}$
Thermal Resistance					
HSOP-20 DWP PowerPAD (Pad Down)	$\theta_{\text{JA}}$	High K Board		33	$^\circ\text{C/W}$
	$\theta_{\text{JC}}$			50	$^\circ\text{C/W}$
	$\theta_{\text{JP}}$			1.83	$^\circ\text{C/W}$
	$\theta_{\text{JB}}$			22	$^\circ\text{C/W}$
HSOP-20 DWD PowerPAD (Pad Up) <sup>(14)</sup>	$\theta_{\text{JA}}$	High K Board		45.5	$^\circ\text{C/W}$
	$\theta_{\text{JC}}$			6.3	$^\circ\text{C/W}$
	$\theta_{\text{JP}}$				
	$\theta_{\text{JB}}$			22	$^\circ\text{C/W}$


(11) Power-supply sequencing requirements must be observed. See [Power Supplies](#) section for more information.

(12) Quiescent current increases when the current limit is increased (see [Typical Characteristics](#)).

(13) The OPA564 typically goes into thermal shutdown at a junction temperature above  $+140^\circ\text{C}$ .

(14) Thermal modeling of the DWD-20 package was done based on a 1-inch AAVID Thermalloy heatsink (Thermalloy part no. 65810).

### PIN CONFIGURATIONS




(1) PowerPAD is internally connected to V-. Soldering the PowerPAD to the PCB is always required, even with applications that have low power dissipation.

(2) PowerPAD is internally connected to V-.

### PIN DESCRIPTIONS

OPA564AIDWP (PAD DOWN) PIN NO.	OPA564AIDWD (PAD UP) PIN NO.	NAME	DESCRIPTION
1, 10, 11, 20	1, 10, 11, 20	V-	-Supply for Amplifier, PWR Out, and Metal PowerPAD
2	19	V+	+Supply for Signal Amplifier
3	18	T <sub>FLAG</sub>	Thermal Over Temperature Flag; flag is high when alarmed and device has gone into thermal shutdown.
4	17	E/ $\bar{S}$	Enable/ $\bar{S}$ Shutdown Output Stage; take E/ $\bar{S}$ low to shut down output
5	16	+IN	Noninverting Op Amp Input
6	15	-IN	Inverting Op Amp Input
7	14	V <sub>DIG</sub>	+Supply for Digital Flag and E/ $\bar{S}$ (referenced to V-). Valid Range is (V-) + 3.0V ≤ V <sub>DIG</sub> ≤ (V-) + 5.5V.
8	13	I <sub>FLAG</sub>	Current Limit Flag; Active High
9	12	I <sub>SET</sub>	Current Limit Set (see <a href="#">Applications</a> Section)
12	9	T <sub>SENSE</sub>	Temperature Sense Pin for use with TMP411
13, 14	7, 8	V- PWR	-Supply for Power Output Stage
15, 16	5, 6	V <sub>OUT</sub>	Output Voltage; R <sub>O</sub> is high impedance when shut down
17, 18, 19	3, 4, 2	V+ PWR	+Supply for Power Output Stage

**FUNCTIONAL PIN DIAGRAM**



### TYPICAL CHARACTERISTICS

At  $T_{CASE} = +25^{\circ}C$ ,  $V_S = \pm 12V$ ,  $R_{LOAD} = 20k\Omega$  to GND,  $R_{SET} = 7.5k\Omega$ , and  $E\bar{S}$  pin enabled, unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.



**TYPICAL CHARACTERISTICS (continued)**

At  $T_{CASE} = +25^{\circ}C$ ,  $V_S = \pm 12V$ ,  $R_{LOAD} = 20k\Omega$  to GND,  $R_{SET} = 7.5k\Omega$ , and  $E/\bar{S}$  pin enabled, unless otherwise noted.

**$I_Q$  vs TEMPERATURE**




Figure 7.

**OFFSET VOLTAGE vs TEMPERATURE**




Figure 8.

**$A_{OL}$ , PSRR, AND CMRR vs TEMPERATURE**




Figure 9.

**$I_B$  vs TEMPERATURE**




Figure 10.

**$I_Q$ , SHUTDOWN vs TEMPERATURE**




Figure 11.

**$I_{DIG}$  vs TEMPERATURE**




Figure 12.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_{CASE} = +25^{\circ}C$ ,  $V_S = \pm 12V$ ,  $R_{LOAD} = 20k\Omega$  to GND,  $R_{SET} = 7.5k\Omega$ , and  $E/\bar{S}$  pin enabled, unless otherwise noted.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_{CASE} = +25^{\circ}C$ ,  $V_S = \pm 12V$ ,  $R_{LOAD} = 20k\Omega$  to GND,  $R_{SET} = 7.5k\Omega$ , and  $E/\bar{S}$  pin enabled, unless otherwise noted.




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_{CASE} = +25^{\circ}C$ ,  $V_S = \pm 12V$ ,  $R_{LOAD} = 20k\Omega$  to GND,  $R_{SET} = 7.5k\Omega$ , and  $E/\bar{S}$  pin enabled, unless otherwise noted.

**CLOSED-LOOP OUTPUT IMPEDANCE (No Load)**




Figure 25.

**INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE**




Figure 26.

**ENABLE RESPONSE**  
 $R_{LOAD} = 100\Omega$




Figure 27.

**SHUTDOWN TIME (INVERTING CONFIGURATION)**




Figure 28.

**ENABLE TIME (INVERTING CONFIGURATION)**




Figure 29.

**CURRENT LIMIT PERCENT ERROR vs  $R_{SET}$**




Figure 30.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_{CASE} = +25^{\circ}C$ ,  $V_S = \pm 12V$ ,  $R_{LOAD} = 20k\Omega$  to GND,  $R_{SET} = 7.5k\Omega$ , and  $E/\bar{S}$  pin enabled, unless otherwise noted.




Figure 31.




Figure 32.




Figure 33.




Figure 34.



## ADJUSTABLE CURRENT LIMIT

The OPA564 provides over-current protection to the load through its accurate, user-adjustable current limit ( $I_{SET}$  pin). The current limit value,  $I_{LIM}$ , can be set from 0.4A to 1.5A by controlling the current through the  $I_{SET}$  pin. Setting the current limit does not require special power resistors. The output current does not flow through the  $I_{SET}$  pin.

A simple resistor to the negative rail is sufficient for a general, coarse limit of the output current. [Figure 30](#) exhibits the percent of error in the transfer function between  $I_{SET}$  and  $I_{OUT}$  versus the current limit set resistor,  $R_{SET}$ ; [Figure 31](#) and [Figure 32](#) show how this error translates to variation in  $I_{OUT}$  versus  $R_{SET}$ . The dotted line represents the ideal output current setting which is determined by the following equation:

$$I_{LIM} \cong 20000 \times \left( \frac{1.2V}{5000 + R_{SET}} \right) \quad (1)$$

The mismatch errors between the current limit set mirror and the output stage are primarily a result of variations in the ~1.2V bandgap reference, an internal 5k $\Omega$  resistor, the mismatch between the current limit and the output stage mirror, and the tolerance and temperature coefficient of the  $R_{SET}$  resistor referenced to the negative rail. Additionally, an increase in junction temperature can induce added mismatch in accuracy between the  $I_{SET}$  and  $I_{OUT}$  mirror. See [Figure 53](#) for a method that can be used to dynamically change the current limit setting using a simple, zero drift current source. This approach simplifies the current limit equation to the following:

$$I_{LIM} \cong 20,000 \times I_{SET} \quad (2)$$

The current into the  $I_{SET}$  pin is determined by the NPN current source. Therefore, the errors contributed by the internal 1.2V bandgap reference and the 5k $\Omega$  resistor mismatch are eliminated, thus improving the overall accuracy of the transfer function. In this case, the primary source of error in  $I_{SET}$  is the  $R_{SET}$  resistor tolerance and the beta of the NPN transistor.

It is important to note that the primary intent of the current limit on the OPA564 is coarse protection of the output stage; therefore, the user should exercise caution when attempting to control the output current by dynamically toggling the current limit setting. Predictable performance is better achieved by controlling the output voltage through the feedback loop of the OPA564.

## Setting the Current Limit


Leaving the  $I_{SET}$  pin unconnected damages the device. Connecting  $I_{SET}$  directly to  $V-$  is not recommended because it programs the current limit far beyond the 1.5A capability of the device and causes excess power dissipation. The minimum recommended value for  $R_{SET}$  is 7.5k $\Omega$ , which programs the maximum current limit to approximately 1.9A. The maximum value for  $R_{SET}$  is 55k $\Omega$ , which programs the minimum current limit to approximately 0.4A. The simplest method for adjusting the current limit ( $I_{LIM}$ ) uses a resistor or potentiometer connected between the  $I_{SET}$  pin and  $V-$ , according to [Equation 1](#).

If  $I_{LIM}$  has been defined,  $R_{SET}$  can be solved by rearranging [Equation 1](#) into [Equation 3](#):

$$R_{SET} \cong \left( \frac{24k\Omega}{I_{LIM}} \right) - 5k\Omega \quad (3)$$

$R_{SET}$  in combination with a 5k $\Omega$  internal resistor determines the magnitude of a small current that sets the desired output current limit.

[Figure 37](#) shows a simplified schematic of the OPA564 current limit architecture.



(1) At power-on, this capacitor is not charged. Therefore, the OPA564 is programmed for maximum output current. Capacitor values > 1nF are not recommended.

**Figure 37. Adjustable Current Limit**



## ENABLE/SHUTDOWN ( $\overline{E/S}$ ) PIN

The output of the OPA564 shuts down when the  $\overline{E/S}$  pin is forced low. For normal operation (output enabled), the  $\overline{E/S}$  pin must be pulled high (at least 2V above  $V^-$ ). To enable the OPA564 permanently, the  $\overline{E/S}$  pin can be left unconnected. The  $\overline{E/S}$  pin has an internal 100k $\Omega$  pull-up resistor. When the output is shut down, the output impedance of the OPA564 is 6G $\Omega$  || 120pF. The output shutdown output voltage versus output current is shown in Figure 42. Although the output is high-impedance when shut down, there is still a path through the feedback network into the input stage to ground; see Figure 43. To prevent damage to the OPA564, ensure that the voltage across the input terminals +IN and –IN does not exceed 0.5V, and that the current flowing through the input terminals does not exceed 10mA when operated beyond the supply rails,  $V^-$  and  $V^+$ . Refer to the [Input Protection](#) section.

### Input Protection

Electrostatic discharge (ESD) protection followed by back-to-back diodes and input resistors (see Figure 43) are used for input protection on the OPA564. Exceeding the turn-on threshold of these diodes, as in a pulse condition, can cause current to flow through the input protection diodes because of the finite slew rate of the amplifier. If the input current is not limited, the back-to-back diodes and the input devices can be destroyed. Sources of high input current can also cause subtle damage to the amplifier. Although the unit may still be functional, important parameters such as input offset voltage, drift, and noise may shift.


When using the OPA564 as a unity-gain buffer (follower), as an inverting amplifier, or in shutdown mode, the input voltage between the input terminals (+IN and –IN) must be limited so that the voltage does not exceed 0.5V. This condition must be maintained across the entire common-mode range from  $V^-$  to  $V^+$ . If the inputs are taken above either supply rail, the current must be limited to 10mA through the ESD protection diodes. During excursions past the rails, it is still necessary to limit the voltage across the input terminals. If necessary, external back-to-back diodes should be added between +IN and –IN to maintain the 0.5V requirement between these connections.

### Output Shutdown

The shutdown pin ( $\overline{E/S}$ ) is referenced to the negative supply ( $V^-$ ). Therefore, shutdown operation is slightly different in single-supply and dual-supply applications. In single-supply operation,  $V^-$  typically equals common ground. Therefore, the shutdown

logic signal and the OPA564 shutdown pin are referenced to the same potential. In this configuration, the logic pin and the OPA564 enable can simply be connected together. Shutdown occurs for voltage levels of less than 0.8V. The OPA564 is enabled at logic levels greater than 2V. In dual-supply operation, the logic pin remains referenced to a logic ground. However, the shutdown pin of the OPA564 continues to be referenced to  $V^-$ .

Thus, in a dual-supply system, to shut down the OPA564 the voltage level of the logic signal must be level-shifted by some means. One way to shift the logic signal voltage level is by using an optocoupler, as Figure 38 shows.



(1) Optional; may be required to limit leakage current of optocoupler at high temperatures.

**Figure 38. Shutdown Configuration for Dual Supplies (Using Optocoupler)**


To shut down the output, the  $\overline{E/S}$  pin is pulled low, no greater than 0.8V above  $V^-$ . This function can be used to conserve power during idle periods. To return the output to an enabled state, the  $\overline{E/S}$  pin should be pulled to at least 2.0V above  $V^-$ . Figure 27 shows the typical enable and shutdown response times. It should be noted that the  $\overline{E/S}$  pin does not affect the internal thermal shutdown.

When the OPA564 will be used in applications where the device shuts down, special care should be taken with respect to input protection. Consider the following two examples.



Figure 39 shows the amplifier in a follower configuration. The load is connected midway between the supplies,  $V_+$  and  $V_-$ .

When the device shuts down in this situation, the load pulls  $V_{OUT}$  to ground. Little or no current then flows through the input of the OPA564.




**Figure 39. Shutdown Equivalent Circuit with Load Connected Midway Between Supplies**

Now consider [Figure 40](#). Here, the load is connected to  $V-$ . When the device shuts down, current flows from the positive input  $+IN$  through the first  $1.6k\Omega$  resistor through an input protection diode, then through the second  $1.6k\Omega$  resistor, and finally through the  $100\Omega$  resistor to  $V-$ .

This current flow produces a voltage across the inputs which is much greater than  $0.5V$ , which damages the OPA564. A similar problem would occur if the load is connected to the positive supply.

**CAUTION**  
This configuration damages the device.




**Figure 40. Shutdown Equivalent Circuit with Load Connected to  $V-$ : Voltage Across Inputs During Disable Exceeds Input Requirements**

The solution is to place external protection diodes across the OPA564 input. [Figure 41](#) illustrates this configuration.

**NOTE**

This configuration protects the input during shutdown.



**Figure 41. Shutdown Equivalent Circuit with Load Connected to V-: Protected Input Configuration**

### Ensuring Microcontroller Compatibility

Not all microcontrollers output the same logic state after power-up or reset. 8051-type microcontrollers, for example, output logic high levels while other models power up with logic low levels after reset. In the configuration of [Figure 38\(a\)](#), the shutdown signal is applied on the cathode side of the photodiode

within the optocoupler. A high logic level causes the OPA564 to be enabled, and a low logic level shuts the OPA564 down. In the configuration of [Figure 38\(b\)](#), with the logic signal applied on the anode side, a high level causes the OPA564 to shut down, and a low level enables the op amp.




Figure 42. Output Shutdown Output Impedance




Figure 43. OPA564: Output Shutdown Equivalent Circuit (with External Feedback)

## CURRENT LIMIT FLAG

The OPA564 features a current limit flag ( $I_{FLAG}$ ) that can be monitored to determine if the load current is operating within or exceeding the current limit set by the user. The output signal of  $I_{FLAG}$  is compatible with standard CMOS logic and is referenced to the negative supply pin ( $V-$ ). A voltage level of +0.8V or less with respect to  $V-$  indicates that the amplifier is operating within the limits set by the user. A voltage level of +2.0V or greater with respect to  $V-$  indicates that the OPA564 is operating above (exceeds) the current limit set by the user. See [Setting the Current Limit](#) for proper current limit operation.

## OUTPUT STAGE COMPENSATION

The complex load impedances common in power op amp applications can cause output stage instability. For normal operation, output compensation circuitry is typically not required. However, if the OPA564 is intended to be driven into current limit, an R/C network (snubber) may be required. A snubber circuit such as the one shown in [Figure 54](#) may also enhance stability when driving large capacitive loads (greater than 1000pF) or inductive loads (for example, motors or loads separated from the amplifier by long cables). Typically,  $3\Omega$  to  $10\Omega$  in series with  $0.01\mu\text{F}$  to  $0.1\mu\text{F}$  is adequate. Some variations in circuit value may be required with certain loads.

## OUTPUT PROTECTION


The output structure of the OPA564 includes ESD diodes (see [Figure 43](#)). Voltage at the OPA564 output must not be allowed to go more than 0.4V beyond either supply rail to avoid damaging the device. Reactive and electromagnetic field (EMF)-generation loads can return load current to the amplifier, causing the output voltage to exceed the power-supply voltage. This damaging condition can be avoided with clamping diodes from the output terminal to the power supplies, as [Figure 54](#) and [Figure 55](#) illustrate. Schottky rectifier diodes with a 3A or greater continuous rating are recommended.

## THERMAL PROTECTION

The OPA564 has thermal sensing circuitry that helps protect the amplifier from exceeding temperature limits. Power dissipated in the OPA564 causes the junction temperature to rise. Internal thermal shutdown circuitry disables the output when the die temperature reaches the thermal shutdown temperature limit. The OPA564 output remains shut down until the die has cooled sufficiently; see the [Electrical Characteristics](#), *Thermal Shutdown* section.

Depending on load and signal conditions, the thermal protection circuit may cycle on and off. This cycling limits the amplifier dissipation, but may have undesirable effects on the load. Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable, long-term, continuous operation, with  $I_{OUT}$  at the maximum output of 1.5A, the junction temperature should be limited to +85°C maximum. [Figure 44](#) shows the maximum output current versus junction temperature for dc and RMS signal outputs. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection triggers. Use worst-case loading and signal conditions. For good, long-term reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of the application.

The internal protection circuitry of the OPA564 was designed to protect against overload conditions; it was not intended to replace proper heatsinking. Continuously running the OPA564 into thermal shutdown degrades reliability.



**Figure 44. Maximum Output Current vs Junction Temperature**

## USING $T_{SENSE}$ FOR MEASURING JUNCTION TEMPERATURE

The OPA564 includes an internal diode for junction temperature monitoring. The  $\eta$ -factor of this diode is 1.033. Measuring the OPA564 junction temperature can be accomplished by connecting the  $T_{SENSE}$  pin to a remote-junction temperature sensor, such as the [TMP411](#) (see [Figure 57](#)).

## POWER DISSIPATION AND SAFE OPERATING AREA

Power dissipation depends on power supply, signal, and load conditions. For dc signals, power dissipation is equal to the product of output current ( $I_{OUT}$ ) and the voltage across the conducting output transistor [ $(V+) - V_{OUT}$  when sourcing;  $V_{OUT} - (V-)$  when sinking]. Dissipation with ac signals is lower. Application Bulletin AB-039, *Power Amplifier Stress and Power Handling Limitations* (SBOA022, available for download from [www.ti.com](http://www.ti.com)) explains how to calculate or measure power dissipation with unusual signals and loads.

Figure 45 shows the safe operating area at room temperature with various heatsinking efforts. Note that the safe output current decreases as  $(V+) - V_{OUT}$  or  $V_{OUT} - (V-)$  increases. Figure 46 shows the safe operating area at various temperatures with the PowerPAD being soldered to a 2oz copper pad.

The power that can be safely dissipated in the package is related to the ambient temperature and the heatsink design. The PowerPAD package was specifically designed to provide excellent power dissipation, but board layout greatly influences the heat dissipation of the package. Refer to the [Thermally-Enhanced PowerPAD Package](#) section for further details.

The relationship between thermal resistance and power dissipation can be expressed as:

$$T_J = T_A + T_{JA}$$

$$T_{JA} = P_D \times \theta_{JA}$$

Combining these equations produces:

$$T_J = T_A + P_D \times \theta_{JA}$$

where:

$T_J$  = Junction temperature ( $^{\circ}\text{C}$ )


$T_A$  = Ambient temperature ( $^{\circ}\text{C}$ )

$\theta_{JA}$  = Junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )


$P_D$  = Power dissipation (W)

To determine the required heatsink area, required power dissipation should be calculated and the relationship between power dissipation and thermal resistance should be considered to minimize shutdown conditions and allow for proper long-term operation (junction temperature of  $+85^{\circ}\text{C}$  or less).

Once the heatsink area has been selected, worst-case load conditions should be tested to ensure proper thermal protection.




**Figure 45. Safe Operating Area at Room Temperature**




PowerPAD soldered to a 2oz copper pad.

**Figure 46. Safe Operating Area at Various Ambient Temperatures**

For applications with limited board size, refer to [Figure 47](#) for the approximate thermal resistance relative to heatsink area. Increasing heatsink area beyond 2in<sup>2</sup> provides little improvement in thermal resistance. To achieve the 33°C/W shown in the [Electrical Characteristics](#), a 2oz copper plane size of 9in<sup>2</sup> was used. The PowerPAD package is well-suited for continuous power levels from 2W to 4W, depending on ambient temperature and heatsink area. The addition of airflow also influences maximum power dissipation, as [Figure 48](#) illustrates. Higher power levels may be achieved in applications with a low on/off duty cycle, such as remote meter reading.



**Figure 47. Thermal Resistance vs Circuit Board Copper Area**



**Figure 48. Maximum Power Dissipation vs Temperature**


## THERMALLY-ENHANCED PowerPAD PACKAGE

The OPA564 uses the HSOP-20 PowerPAD DWP and DWD packages, which are thermally-enhanced, standard size IC packages. These packages enhance power dissipation capability significantly and can be easily mounted using standard printed circuit board (PCB) assembly techniques, and can be removed and replaced using standard repair procedures.

The DWP PowerPAD package is designed so that the leadframe die pad (or thermal pad) is exposed on the bottom of the IC, as shown in [Figure 49a](#); the DWD PowerPAD package has the exposed pad on the top side of the package, as shown in [Figure 49b](#). The thermal pad provides an extremely low thermal resistance ( $\theta_{JC}$ ) path between the die and the exterior of the package.

PowerPAD packages with exposed pad down are designed to be soldered directly to the PCB, using the PCB as a heatsink. Texas Instruments does not recommend the use of a PowerPAD package without soldering it to the PCB because of the risk of lower thermal performance and mechanical integrity. In addition, through the use of thermal vias, the bottom-side thermal pad can be directly connected to a power plane or special heatsink structure designed into the PCB. The PowerPAD should be at the same voltage potential as V-. Soldering the bottom-side PowerPAD to the PCB is always required, even with applications that have low power dissipation. It provides the necessary thermal and mechanical connection between the leadframe die and the PCB.

Pad-up PowerPAD packages should have appropriately designed heatsinks attached. Because of the variation and flexible nature of this type of heat sink, additional details should come from the specific manufacturer of the heatsink.



**Figure 49. Cross-Section Views**


### Bottom-Side PowerPAD Assembly Process

1. The PowerPAD must be connected to the most negative supply of the device,  $V_{-}$ .
2. Prepare the PCB with a top side etch pattern, as shown in the attached thermal land pattern mechanical drawing. There should be etch for the leads as well as etch for the thermal land.
3. Place the recommended number of holes (or thermal vias) in the area of the thermal pad, as seen in the attached thermal land pattern mechanical drawing. These holes should be 13mils (.013in, or 330.2 $\mu$ m) in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
4. It is recommended, but not required, to place a small number of the holes under the package and outside the thermal pad area. These holes provide an additional heat path between the copper land and ground plane and are 25mils (.025in, or 635 $\mu$ m) in diameter. They may be larger because they are not in the area to be soldered, so wicking is not a problem. This configuration is illustrated in the attached thermal land pattern mechanical drawing.
5. Connect all holes, including those within the thermal pad area and outside the pad area, to the internal plane that is at the same voltage potential as  $V_{-}$ .
6. When connecting these holes to the internal plane, do not use the typical web or spoke via connection methodology (as Figure 50 shows). Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This configuration makes the soldering of vias that have plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the

holes under the PowerPAD package should be connected to the internal plane with a complete connection around the entire circumference of the plated through-hole.


7. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area. The thermal pad area should leave the 13mil holes exposed. The larger 25mil holes outside the thermal pad area should be covered with solder mask.
8. Apply solder paste to the exposed thermal pad area and all of the package terminals.
9. With these preparatory steps completed, the PowerPAD IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This processing results in a part that is properly installed.

For detailed information on the PowerPAD package including thermal modeling considerations and repair procedures, see Technical Brief [SLMA002, PowerPAD Thermally Enhanced Package](#), available at [www.ti.com](http://www.ti.com).



**Figure 50. Via Connection Methods**





(1) See Figure 35 for an example of a basic noninverting amplifier with  $V_{DIG}$  not exceeding 5.5V.


**Figure 51. Improved Howland Current Pump**

**APPLICATIONS CIRCUITS**

The high output current and low supply of the OPA564 make it a good candidate for driving laser diodes and thermoelectric coolers. Figure 51 shows an improved Howland current pump circuit.

**POWERLINE COMMUNICATION**


Powerline communication (PLC) applications require some form of signal transmission over an existing ac power line. A common technique used to couple these modulated signals to the line is through a signal transformer. A power amplifier is often needed to provide adequate levels of current and voltage to drive the varying loads that exist on today's powerlines. One such application is shown in Figure 52. The OPA564 is used to drive signals used in frequency modulation schemes such as FSK (Frequency-Shift Keying) or OFDM (Orthogonal Frequency-Division Multiplexing) to transmit digital information over the powerline. The power output capabilities of the OPA564 are needed to drive the current requirements of the transformer that is shown in the figure, coupled to the ac power line via a coupling capacitor. Circuit protection is often needed or required to prevent excessive line voltages or current surges from damaging the active circuitry in the power amplifier and application circuitry.



- (1)  $S_1$ ,  $S_2$ ,  $S_3$ , and  $S_4$  are Schottky diodes.  $S_1$  and  $S_2$  are B350 or equivalent.  $S_3$  and  $S_4$  are BAV99T or equivalent.
- (2)  $L_1$  should be small enough so that it does not interfere with the bandwidth of interest but large enough to suppress transients that could damage the OPA564.
- (3)  $D_1$  is a transient suppression diode. For 24V supplies, use SMBJ12CA. For 12V supplies, use SMBJ6.0CA. Voltage rating of transient voltage suppressor should be half the supply rating or less.
- (4) The minimum recommended value for  $R_4$  is 7.5kΩ.


**Figure 52. Powerline Communication Line Coupling**





- (1)  $I_{FLAG}$  and  $T_{FLAG}$  connections are not shown.
- (2)  $Z_1, Z_2$  = zener diodes (IN5246 or equivalent). Select  $Z_1$  and  $Z_2$  diodes that are capable of the maximum anticipated surge current.
- (3)  $S_1, S_2$  = Schottky diodes (STPS1L40 or equivalent).
- (4)  $C_1$  = high-frequency bypass capacitors;  $C_2$  = low-frequency bypass capacitors (minimum of  $10\mu F$  for every 1A peak current).

**Figure 55. DC Motor Speed Controller (without Tachometer)**



**Figure 56. Circuits for Generating  $V_{DIG}$**




Figure 57. Temperature Measurement Using T<sub>SENSE</sub> and TMP411




Figure 58. Detailed Powerline Communication Circuit

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (November, 2010) to Revision E	Page
• Changed $R_{CL}$ to $R_{SET}$ throughout document .....	1
• Updated <a href="#">Absolute Maximum Ratings</a> table, signal input terminals specifications; added new footnote .....	2
• Deleted <i>current through back-to-back input protection diodes</i> specification; added <i>maximum differential voltage across inputs</i> specification .....	2
• Changed footnote (4) in <a href="#">Absolute Maximum Ratings</a> table .....	2
• Revised conditions for <a href="#">Electrical Characteristics</a> table .....	3
• Revised conditions for <a href="#">Electrical Characteristics</a> table .....	4
• Updated current limit equation .....	4
• Changed ideality factor value for $T_{SENSE}$ parameter .....	4
• Changed footnote (5) in <a href="#">Electrical Characteristics</a> table .....	4
• Revised conditions for <a href="#">Electrical Characteristics</a> table .....	5
• Deleted condition statement for $I_Q$ and $I_{QSD}$ parameters in <a href="#">Electrical Characteristics</a> table .....	5
• Updated minimum value for $V_{DIG}$ parameter in <a href="#">Electrical Characteristics</a> table .....	5
• Changed description of $V_{DIG}$ pin operation .....	6
• Updated condition statement for <a href="#">Typical Characteristics</a> .....	8
• Corrected y-axis values in <a href="#">Figure 1</a> .....	8
• Revised <a href="#">Setting the Current Limit</a> section to update maximum value for $R_{SET}$ .....	15
• Revised <a href="#">ENABLE/SHUTDOWN</a> Pin section .....	16
• Added <a href="#">Input Protection</a> section .....	16
• Added <a href="#">Figure 39</a> .....	17
• Added <a href="#">Figure 41</a> .....	19
• Changed <a href="#">Figure 43</a> .....	20
• Changed ideality factor value .....	21
• Changed <a href="#">Figure 52</a> .....	25
• Corrected signal indicators shown in <a href="#">Figure 53</a> .....	26
• Updated footnote (1) to <a href="#">Figure 54</a> .....	26
• Changed footnote (2) to <a href="#">Figure 54</a> .....	26
• Changed footnote (2) to <a href="#">Figure 55</a> .....	27
• Updated footnote (3) to <a href="#">Figure 55</a> .....	27
• Revised <a href="#">Figure 58</a> .....	28
Changes from Revision C (November, 2009) to Revision D	Page
• Deleted references to HTSSOP-20 (PWP) package throughout document; this package version will not be manufactured .....	1
• Removed HTSSOP-20 (PWP) package option and footnote (2) from <a href="#">Package/Ordering Information</a> table .....	2
• Deleted HTSSOP-20 PWP package thermal resistance information in <a href="#">Electrical Characteristics</a> table .....	5

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
OPA564AIDWD	ACTIVE	HSOP	DWD	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA564	<a href="#">Samples</a>
OPA564AIDWDR	ACTIVE	HSOP	DWD	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA564	<a href="#">Samples</a>
OPA564AIDWP	ACTIVE	SO PowerPAD	DWP	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA564	<a href="#">Samples</a>
OPA564AIDWPR	ACTIVE	SO PowerPAD	DWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA564	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF OPA564 :**

- Automotive: [OPA564-Q1](#)

## NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA564AIDWDR	HSOP	DWD	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
OPA564AIDWPR	SO Power PAD	DWP	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1




**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA564AIDWDR	HSOP	DWD	20	2000	367.0	367.0	45.0
OPA564AIDWPR	SO PowerPAD	DWP	20	2000	367.0	367.0	45.0

DWP (R-PDSO-G\*\*) 20 PINS SHOWN

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.

## THERMAL PAD MECHANICAL DATA

DWP (R-PDSO-G20)


PowerPAD™ PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




4206325-2/E 12/10

NOTE: A. All linear dimensions are in millimeters

# MECHANICAL DATA

DWD (R-PDSO-G\*\*) PowerPAD™ PLASTIC SMALL-OUTLINE (DIE DOWN)  
 20 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - Ⓜ This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.

## THERMAL PAD MECHANICAL DATA

DWD (R-PDSO-G20)


PowerPAD™ PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



- NOTES: 1. All linear dimensions are in millimeters  
2. Corner notches may not be present.

Exposed Thermal Pad Dimensions

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.