

# TPS22918-Q1 5.5V、2A、导通电阻为 52mΩ 的负载开关

## 1 特性

- 符合 AEC-Q100 标准
- 集成单通道负载开关
- 适用于汽车电子应用:
  - 器件温度 2 级: -40°C 至 +105°C 的环境运行温度范围
- 输入电压范围: 1V 至 5.5V
- 低导通电阻 ( $R_{ON}$ )
  - $R_{ON} = 52\text{m}\Omega$  ( $V_{IN} = 5\text{V}$  时的典型值)
  - $R_{ON} = 53\text{m}\Omega$  ( $V_{IN} = 3.3\text{V}$  时的典型值)
- 2A 最大持续开关电流
- 低静态电流
  - $8.3\mu\text{A}$  ( $V_{IN} = 3.3\text{V}$  时的典型值)
- 低控制输入阈值, 允许使用 1V 或电压更高的 GPIO
- 可配置快速输出放电 (QOD)
- 可通过 CT 引脚配置的上升时间
- 小外形尺寸晶体管 (SOT-23)-6 封装 (DBV)
  - $2.9\text{mm} \times 2.8\text{mm}, 0.95\text{mm}$  间距,  
 $1.45\text{mm}$  高度 (带引线)
- 经测试, 静电放电 (ESD) 性能符合 AEC Q100 规范
  - $\pm 2\text{kV}$  人体模型 (HBM) 和  $\pm 750\text{V}$  带电器件模型 (CDM)

## 2 应用

- 汽车电子产品
- 信息娱乐
- 仪表板
- ADAS (先进驾驶员辅助系统)

## 3 说明

TPS22918-Q1 是一款单通道负载开关, 可对上升时间和快速输出放电进行配置。此器件包括一个 N 沟道金属氧化物半导体场效应晶体管 (MOSFET), 可在 1V 至 5.5V 的输入电压范围内运行并可支持 2A 的最大持续电流。此开关由一个开关输入控制, 能够直接连接低电压控制信号。

该器件的可配置上升时间可降低大容量负载电容所产生的浪涌电流, 从而降低或消除电源压降。TPS22918-Q1 具有一个可配置的快速输出放电 (QOD) 引脚, 用于控制器件的下降时间, 以便针对掉电或排序进行灵活设计。


TPS22918-Q1 采用小型、带引线的 SOT-23 封装 (DBV), 方便对焊接点进行外观检查。该器件在自然通风环境下的额定运行温度范围为 -40°C 至 +105°C。

### 器件信息<sup>(1)</sup>


器件型号	封装	封装尺寸 (标称值)
TPS22918-Q1	SOT-23 (6)	2.90mm x 1.60mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

### 简化电路原理图



### 导通电阻与输入电压间的关系 典型值



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: [SLVSCZ8](#)

## 目 录

1 特性 .....	1
2 应用 .....	1
3 说明 .....	1
4 修订历史记录 .....	2
5 Pin Configuration and Functions .....	3
6 Specifications .....	4
6.1 Absolute Maximum Ratings .....	4
6.2 ESD Ratings .....	4
6.3 Recommended Operating Conditions .....	4
6.4 Thermal Information .....	4
6.5 Electrical Characteristics .....	5
6.6 Switching Characteristics .....	6
6.7 Typical DC Characteristics .....	7
6.8 Typical AC Characteristics .....	9
7 Parameter Measurement Information .....	12
8 Detailed Description .....	13
8.1 Overview .....	13
8.2 Functional Block Diagram .....	13
8.3 Feature Description .....	13
8.4 Device Functional Modes .....	15
9 Application and Implementation .....	16
9.1 Application Information .....	16
9.2 Typical Application .....	16
10 Power Supply Recommendations .....	20
11 Layout .....	20
11.1 Layout Guidelines .....	20
11.2 Layout Example .....	20
11.3 Thermal Considerations .....	20
12 器件和文档支持 .....	22
12.1 器件支持 .....	22
12.2 文档支持 .....	22
12.3 接收文档更新通知 .....	22
12.4 社区资源 .....	22
12.5 商标 .....	22
12.6 静电放电警告 .....	22
12.7 Glossary .....	22
13 机械、封装和可订购信息 .....	23


## 4 修订历史记录

## Changes from Original (July 2016) to Revision A

## Page

- |                                |   |
|--------------------------------|---|
| • 已将器件状态由“产品预览”更改为“量产数据” ..... | 1 |
|--------------------------------|---|

## 5 Pin Configuration and Functions



### Pin Functions

<b>PIN</b>		<b>TYPE</b>	<b>DESCRIPTION</b>
<b>NO.</b>	<b>NAME</b>		
1	VIN	I	Switch input. Place ceramic bypass capacitor(s) between this pin and GND. See the <a href="#">Detailed Description</a> section for more information
2	GND	—	Device ground
3	ON	I	Active high switch control input. Do not leave floating
4	CT	O	Switch slew rate control. Can be left floating. See the <a href="#">Feature Description</a> section for more information
5	QOD	O	Quick Output Discharge pin. This functionality can be enabled in one of three ways <ul style="list-style-type: none"> <li>• Placing an external resistor between VOUT and QOD</li> <li>• Tying QOD directly to VOUT and using the internal resistor value (<math>R_{PD}</math>)</li> <li>• Disabling QOD by leaving pin disconnected</li> </ul> See the <a href="#">Quick Output Discharge (QOD)</a> section for more information
6	VOUT	O	Switch output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	6	V
V <sub>OUT</sub>	Output voltage	-0.3	6	V
V <sub>ON</sub>	ON voltage	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous switch current, T <sub>A</sub> = 70°C <sup>(3)</sup>		2	A
I <sub>MAX</sub>	Maximum continuous switch current, T <sub>A</sub> = 85°C <sup>(3)</sup>		1.5	A
I <sub>PLS</sub>	Maximum pulsed switch current, pulse < 300 µs, 2% duty cycle		2.5	A
T <sub>J</sub>	Maximum junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Assumes 12-K power-on hours at 100% duty cycle. This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI's semiconductor products.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per AEC Q100-011	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V <sub>IN</sub>	Input voltage	1	5.5	V	
V <sub>ON</sub>	ON voltage	0	5.5	V	
V <sub>OUT</sub>	Output voltage		V <sub>IN</sub>	V	
V <sub>IH, ON</sub>	High-level input voltage, ON	V <sub>IN</sub> = 1 V to 5.5 V	1	5.5	V
V <sub>IL, ON</sub>	Low-level input voltage, ON	V <sub>IN</sub> = 1 V to 5.5 V	0	0.5	V
T <sub>A</sub>	Operating free-air temperature <sup>(1)</sup>	-40	105	°C	
C <sub>IN</sub>	Input Capacitor	1 <sup>(2)</sup>		µF	

- (1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T<sub>A(MAX)</sub>] is dependent on the maximum operating junction temperature [T<sub>J(MAX)</sub>], the maximum power dissipation of the device in the application [P<sub>D(MAX)</sub>], and the junction-to-ambient thermal resistance of the part-package in the application ( $\theta_{JA}$ ), as given by the following equation: T<sub>A(MAX)</sub> = T<sub>J(MAX)</sub> - ( $\theta_{JA} \times P_{D(MAX)}$ ).
- (2) See the [Application and Implementation](#) section.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TPS22918-Q1	UNIT	
	DBV (SOT-23)		
	6 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	183.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	151.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	34.1	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	37.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	33.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies over the following operating ambient temperature  $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$  (full). Typical values are for  $T_A = 25^{\circ}\text{C}$ .


PARAMETER	TEST CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT
$I_Q, V_{IN}$	Quiescent current $V_{ON} = 5\text{ V}, I_{OUT} = 0\text{ A}$	$V_{IN} = 5.5\text{ V}$	$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	9.2	16	$\mu\text{A}$
		$V_{IN} = 5\text{ V}$		8.7	16	
		$V_{IN} = 3.3\text{ V}$		8.3	15	
		$V_{IN} = 1.8\text{ V}$		10.2	17	
		$V_{IN} = 1.2\text{ V}$		9.3	16	
		$V_{IN} = 1\text{ V}$		8.9	15	
$I_{SD}, V_{IN}$	Shutdown current $V_{ON} = 0\text{ V}, V_{OUT} = 0\text{ V}$	$V_{IN} = 5.5\text{ V}$	$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	0.5	5	$\mu\text{A}$
		$V_{IN} = 5\text{ V}$	$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	0.5	4.5	
		$V_{IN} = 3.3\text{ V}$	$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	0.5	3.5	
		$V_{IN} = 1.8\text{ V}$	$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	0.5	2.5	
		$V_{IN} = 1.2\text{ V}$	$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	0.4	2	
		$V_{IN} = 1\text{ V}$	$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	0.4	2	
$I_{ON}$	ON pin input leakage current $V_{IN} = 5.5\text{ V}, I_{OUT} = 0\text{ A}$		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		0.1	$\mu\text{A}$
$R_{ON}$	On-Resistance $V_{IN} = 5.5\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	51	59	$\text{m}\Omega$	
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		78		
		25°C	52	59		
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		79		
	$V_{IN} = 5\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	52	59		
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		79		
		25°C	53	59		
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		80		
	$V_{IN} = 4.2\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	53	61		
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		80		
		25°C	53	61		
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		80		
$V_{HYS}$	ON pin hysteresis $V_{IN} = 1\text{ V} \text{ to } 5.5\text{ V}$	25°C	55	65	$\Omega$	
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		88		
		25°C	64	77		
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		104		
	$V_{IN} = 1.8\text{ V}, I_{OUT} = -200\text{ mA}$	25°C	71	85		
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		116		
		25°C				
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$				
$R_{PD}$	Output pull down resistance $V_{IN} = 5\text{ V}, V_{ON} = 0\text{ V}$	25°C	24	$\Omega$		
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	30			
	$V_{IN} = 3.3\text{ V}, V_{ON} = 0\text{ V}$	25°C	25			
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	35			
	$V_{IN} = 1.8\text{ V}, V_{ON} = 0\text{ V}$	25°C	45			
		$-40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$	60			

## 6.6 Switching Characteristics


See timing test circuit in [Figure 21](#) (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where VIN is already in steady state condition before the ON pin is asserted high. Test Conditions:  $V_{ON} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b><math>V_{IN} = 5\text{ V}</math></b>					
$t_{ON}$	Turnon time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		1950		$\mu\text{s}$
$t_{OFF}$	Turnoff time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		2		$\mu\text{s}$
$t_R$	$V_{OUT}$ rise time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		2540		$\mu\text{s}$
$t_F$	$V_{OUT}$ fall time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		2		$\mu\text{s}$
$t_D$	Delay time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		690		$\mu\text{s}$
<b><math>V_{IN} = 3.3\text{ V}</math></b>					
$t_{ON}$	Turnon time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		1430		$\mu\text{s}$
$t_{OFF}$	Turnoff time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		2		$\mu\text{s}$
$t_R$	$V_{OUT}$ rise time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		1680		$\mu\text{s}$
$t_F$	$V_{OUT}$ fall time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		2		$\mu\text{s}$
$t_D$	Delay time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		590		$\mu\text{s}$
<b><math>V_{IN} = 1.8\text{ V}</math></b>					
$t_{ON}$	Turnon time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		965		$\mu\text{s}$
$t_{OFF}$	Turnoff time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		2		$\mu\text{s}$
$t_R$	$V_{OUT}$ rise time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		960		$\mu\text{s}$
$t_F$	$V_{OUT}$ fall time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		2		$\mu\text{s}$
$t_D$	Delay time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		480		$\mu\text{s}$
<b><math>V_{IN} = 1\text{ V}</math></b>					
$t_{ON}$	Turnon time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		725		$\mu\text{s}$
$t_{OFF}$	Turnoff time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		3		$\mu\text{s}$
$t_R$	$V_{OUT}$ rise time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		560		$\mu\text{s}$
$t_F$	$V_{OUT}$ fall time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		2		$\mu\text{s}$
$t_D$	Delay time $R_L = 10\ \Omega$ , $C_{IN} = 1\ \mu\text{F}$ , $C_{OUT} = 0.1\ \mu\text{F}$ , $CT = 1000\ \text{pF}$		430		$\mu\text{s}$


## 6.7 Typical DC Characteristics




**Figure 1. Quiescent Current vs Input Voltage**




**Figure 2. Shutdown Current vs Input Voltage**




**Figure 3. On-Resistance vs Temperature**




**Figure 4. On-Resistance vs Input Voltage**



**Figure 5. On-Resistance vs Output Current**



**Figure 6. Hysteresis Voltage vs Input Voltage**

**Typical DC Characteristics (continued)** $V_{\text{IN}} = V_{\text{OUT}}$  $V_{\text{ON}} = 0 \text{ V}$ **Figure 7. Output Pull-Down Resistance vs Input Voltage**

## 6.8 Typical AC Characteristics




Figure 8. Rise Time vs Input Voltage




Figure 9. Delay Time vs Input Voltage




Figure 10. Fall Time vs Input Voltage




Figure 11. Turnoff Time vs Input Voltage




Figure 12. Turnon Time vs Input Voltage











Figure 13. Rise Time ( $t_R$ ) at  $V_{IN} = 5 \text{ V}$


## Typical AC Characteristics (continued)

Figure 14. Fall Time ( $t_F$ ) at  $V_{IN} = 5\text{ V}$ Figure 15. Rise Time ( $t_R$ ) at  $V_{IN} = 3.3\text{ V}$ Figure 16. Fall Time ( $t_F$ ) at  $V_{IN} = 3.3\text{ V}$ Figure 17. Rise Time ( $t_R$ ) at  $V_{IN} = 1.8\text{ V}$ Figure 18. Fall Time ( $t_F$ ) at  $V_{IN} = 1.8\text{ V}$ Figure 19. Rise Time ( $t_R$ ) at  $V_{IN} = 1\text{ V}$

## Typical AC Characteristics (continued)




## 7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

- (1) Rise and fall times of the control signal is 100 ns.
- (2) Turnoff times and fall times are dependent on the time constant at the load. For TPS22918-Q1, the internal pull-down resistance  $R_{PD}$  is enabled when the switch is disabled. The time constant is  $(R_{QOD} \parallel R_L) \times C_L$  where  $R_{QOD}$  equals  $R_{PD} + R_{EXT}$ .

**Figure 21. Test Circuit**



**Figure 22. Timing Waveforms**


## 8 Detailed Description

### 8.1 Overview

The TPS22918-Q1 is a 5.5-V, 2-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance N-channel MOSFET which reduces the drop out voltage through the device.

The device has a configurable slew rate which helps reduce or eliminate power supply droop because of large inrush currents. Furthermore, the device features a QOD pin, which allows to configure the discharge rate of VOUT once the switch is disabled. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 On and Off Control

The ON pin controls the state of the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

#### 8.3.2 Quick Output Discharge (QOD)

The TPS22918-Q1 includes a QOD feature. The QOD pin can be configured in one of three valid ways:

- QOD pin shorted to VOUT pin. Using this method, the discharge rate after the switch becomes disabled is controlled with the value of the internal resistance  $R_{PD}$ . The value of this resistance is listed in the [Electrical Characteristics](#) table.
- QOD pin connected to VOUT pin using an external resistor  $R_{EXT}$ . After the switch becomes disabled, the discharge rate is controlled by the value of the total resistance of the QOD. To adjust the total QOD resistance, [Equation 1](#) can be used.

## Feature Description (continued)

$$R_{QOD} = R_{PD} + R_{EXT}$$

Where:

- $R_{QOD}$  is the total output discharge resistance
- $R_{PD}$  is the internal pulldown resistance
- $R_{EXT}$  is the external resistance placed between the VOUT and QOD pin. (1)
- QOD pin is unused and left floating. Using this method, there is no quick output discharge functionality, and the output remains floating after the switch is disabled.

The fall times of the device depend on many factors including the total resistance of the QOD,  $V_{IN}$ , and the output capacitance. When QOD is shorted to VOUT, the fall time changes over  $V_{IN}$  as the internal  $R_{PD}$  varies over  $V_{IN}$ . To calculate the approximate fall time of  $V_{OUT}$  for a given  $R_{QOD}$ , use [Equation 2](#) and [Table 1](#).

$$V_{CAP} = V_{IN} \times e^{-t/\tau}$$

Where:

- $V_{CAP}$  is the voltage across the capacitor (V)
- $t$  is the time since power supply removal (s)
- $\tau$  is the time constant equal to  $R_{QOD} \times C_L$  (2)

The fall times' dependency on  $V_{IN}$  becomes minimal as the QOD value increases with additional external resistance. See [Table 1](#) for QOD fall times.

**Table 1. QOD Fall Times**

$V_{IN}$ (V)	FALL TIME ( $\mu$ s) 90% - 10%, $C_{IN} = 1 \mu$ F, $I_{OUT} = 0 A$ , $V_{ON} = 0 V$ <sup>(1)</sup>					
	$T_A = 25^\circ C$			$T_A = 85^\circ C$		
	$C_L = 1 \mu$ F	$C_L = 10 \mu$ F	$C_L = 100 \mu$ F	$C_L = 1 \mu$ F	$C_L = 10 \mu$ F	$C_L = 100 \mu$ F
5.5	42	190	1880	40	210	2150
5	43	200	1905	45	220	2200
3.3	47	230	2150	50	260	2515
2.5	58	300	2790	60	345	3290
1.8	75	430	4165	80	490	4950
1.2	135	955	9910	135	1035	10980
1	230	1830	19625	210	1800	19270

(1) Typical values with QOD shorted to VOUT

### 8.3.2.1 QOD when System Power is Removed

The adjustable QOD can be used to control the power down sequencing of a system even when the system power supply is removed. When the power is removed, the input capacitor discharges at  $V_{IN}$ . Past a certain  $V_{IN}$  level, the strength of the  $R_{PD}$  is reduced. If there is still remaining charge on the output capacitor, this results in longer fall times. For further information regarding this condition, see the [Shutdown Sequencing During Unexpected System Power Loss](#) section.

### 8.3.2.2 Internal QOD Considerations

Special considerations must be taken when using the internal  $R_{PD}$  by shorting the QOD pin to the VOUT pin. The internal  $R_{PD}$  is a pulldown resistance designed to quickly discharge a load after the switch has been disabled. Care must be used to ensure that excessive current does not flow through  $R_{PD}$  during discharge so that the maximum  $T_J$  of  $150^\circ C$  is not exceeded. When using only the internal  $R_{PD}$  to discharge a load, the total capacitive load must not exceed  $200 \mu$ F. Otherwise, an external resistor,  $R_{EXT}$ , must be used to ensure the amount of current flowing through  $R_{PD}$  is properly limited and the maximum  $T_J$  is not exceeded. To ensure the device is not damaged, the remaining charge from  $C_L$  must decay naturally through the internal QOD resistance and must not be driven.

### 8.3.3 Adjustable Rise Time (CT)

A capacitor to GND on the CT pin sets the slew rate for each channel. The capacitor to GND on the CT pin must be rated for 25 V and above. An approximate formula for the relationship between CT and slew rate is shown in [Equation 3](#).

$$SR = 0.55 \times CT + 30$$

where

- SR is the slew rate (in  $\mu\text{s}/\text{V}$ )
  - CT is the capacitance value on the CT pin (in pF)
  - The units for the constant 30 are  $\mu\text{s}/\text{V}$ . The units for the constant 0.55 are  $\mu\text{s}/(\text{V} \times \text{pF})$
- (3)

[Equation 3](#) accounts for 10% to 90% measurement on  $V_{OUT}$  and does not apply for CT less than 100 pF. Use [Table 2](#) to determine rise times for when CT is greater or equal to 100 pF.

Rise time can be calculated by multiplying the input voltage by the slew rate. [Table 2](#) contains rise time values measured on a typical device.

**Table 2. Rise Time Table**

CTx (pF)	RISE TIME ( $\mu\text{s}$ ) 10% - 90%, $C_L = 0.1 \mu\text{F}$ , $C_{IN} = 1 \mu\text{F}$ , $R_L = 10 \Omega$ Typical values at 25°C with a 25-V X7R 10% ceramic capacitor on CT						
	VIN = 5 V	VIN = 3.3 V	VIN = 2.5 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2 V	VIN = 1.0 V
0	135	95	75	60	50	45	40
220	650	455	350	260	220	185	160
470	1260	850	655	480	415	340	300
1000	2540	1680	1300	960	810	660	560
2200	5435	3580	2760	2020	1715	1390	1220
4700	12050	7980	6135	4485	3790	3120	2735
10000	26550	17505	13460	9790	8320	6815	5950

As the voltage across the capacitor approaches the capacitor rated voltage, the effective capacitance reduces. Depending on the dielectric material used, the voltage coefficient changes. See [Table 3](#) for the recommended minimum voltage rating for the CT capacitor.

**Table 3. Recommended CT Capacitor Voltage Rating**

V <sub>IN</sub> (V)	RECOMMENDED CT CAPACITOR VOLTAGE RATING (V) <sup>(1)</sup>
1 V to 1.2 V	10
1.2 V to 4 V	16
4 V to 5.5 V	20

(1) If using  $V_{IN} = 1.2 \text{ V}$  or  $4 \text{ V}$ , it is recommended to use the higher voltage rating.

### 8.4 Device Functional Modes

[Table 4](#) describes the connection of the VOUT pin depending on the state of the ON pin.

**Table 4. VOUT Connection**

ON	QOD Configuration	TPS22918-Q1
L	QOD pin connected to VOUT with $R_{EXT}$	GND (via $R_{EXT} + R_{PD}$ )
L	QOD pin tied to VOUT directly	GND (via $R_{PD}$ )
L	QOD pin left open	Open
H	Any valid QOD configuration	VIN

## 9 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on [www.ti.com](http://www.ti.com) (See the **器件支持** section for more information).

### 9.2 Typical Application

This typical application demonstrates how the TPS22918-Q1 can be used to power downstream modules.



**Figure 23. Typical Application Schematic**

#### 9.2.1 Design Requirements

For this design example, use the input parameters listed in [Table 5](#).

**Table 5. Design Parameter**

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>IN</sub>	5 V
Load current	2 A
C <sub>L</sub>	22 uF
t <sub>F</sub>	4 ms
Maximum acceptable inrush current	400 mA

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Input Capacitor ( $C_{IN}$ )

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor must be placed between VIN and GND. A 1  $\mu\text{F}$  ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

### 9.2.2.2 Output Capacitor ( $C_L$ ) (Optional)

Because of the integrated body diode in the MOSFET, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A  $C_{IN}$  to  $C_L$  ratio of 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup.

### 9.2.2.3 Shutdown Sequencing During Unexpected System Power Loss

Microcontrollers and processors often have a specific shutdown sequence in which power must be removed. Using the adjustable Quick Output Discharge function of the TPS22918-Q1, adding a load switch to each power rail can be used to manage the power down sequencing in the event of an unexpected system power loss (battery removal). To determine the QOD values for each load switch, first confirm the power down order of the device this is wished to power sequence. Be sure to check if there are voltage or timing margins that must be maintained during power down. Next, refer to [Table 1](#) in the [Quick Output Discharge \(QOD\)](#) section to determine appropriate  $C_{OUT}$  and  $R_{QOD}$  values for each power rail's load switch so that the load switches' fall times correspond to the order in which they need to be powered down. In the above example, make sure this power rail's fall time to be 4 ms. Using [Equation 2](#), to determine the appropriate  $R_{QOD}$  to achieve our desired fall time.

Because fall times are measured from 90% of  $V_{OUT}$  to 10% of  $V_{OUT}$ , [Equation 2](#) becomes [Equation 4](#).

$$.5 \text{ V} = 4.5 \text{ V} \times e^{-(4 \text{ ms}) / (R \times (22 \mu\text{F}))} \quad (4)$$

$$R_{QOD} = 83.333 \Omega \quad (5)$$

Refer to [Figure 7](#),  $R_{PD}$  at  $V_{IN} = 5 \text{ V}$  is approximately 25  $\Omega$ . Using [Equation 1](#), the required external QOD resistance can be calculated as shown in [Equation 6](#).







$$83.333 \Omega = 25 \Omega + R_{EXT} \quad (6)$$

$$R_{EXT} = 58.333 \Omega \quad (7)$$

[Figure 24](#) through [Figure 29](#) are scope shots demonstrating an example of the QOD functionality when power is removed from the device (both ON and VIN are disconnected simultaneously). The input voltage is decaying in all scope shots below.

- Initial  $V_{IN} = 3.3 \text{ V}$
- QOD = Open, 500  $\Omega$ , or shorted to VOUT
- $C_L = 1 \mu\text{F}, 10 \mu\text{F}$
- $V_{OUT}$  is left floating

NOTE:  $V_{IN}$  may appear constant in some figures. This is because the time scale of the scope shot is too small to show the decay of  $C_{IN}$ .

Figure 24. Fall Time ( $t_F$ ) at  $V_{IN} = 3.3 \text{ V}$ Figure 25. Fall Time ( $t_F$ ) at  $V_{IN} = 3.3 \text{ V}$ Figure 26. Fall Time ( $t_F$ ) at  $V_{IN} = 3.3 \text{ V}$ Figure 27. Fall Time ( $t_F$ ) at  $V_{IN} = 3.3 \text{ V}$ Figure 28. Fall Time ( $t_F$ ) at  $V_{IN} = 3.3 \text{ V}$ Figure 29. Fall Time ( $t_F$ ) at  $V_{IN} = 3.3 \text{ V}$ 

#### 9.2.2.4 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the VIN conditions of the device. Refer to the  $R_{ON}$  specification of the device in the [Electrical Characteristics](#) table. When the  $R_{ON}$  of the device is determined based upon the VIN conditions, use [公式 8](#) to calculate the VIN to VOUT voltage drop.

$\Delta V$  is the  $I_{LOAD} \times R_{ON}$

where

- $\Delta V$  is the voltage drop from VIN to VOUT
- $I_{LOAD}$  is the load current
- $R_{ON}$  is the On-resistance of the device for a specific  $V_{IN}$

An appropriate  $I_{LOAD}$  must be chosen such that the  $I_{MAX}$  specification of the device is not violated. (8)

### 9.2.2.5 Inrush Current

Use [公式 9](#) to determine how much inrush current is caused by the  $C_L$  capacitor.

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}$$

where

- $I_{INRUSH}$  is the amount of inrush caused by  $C_L$
- $C_L$  is the capacitance on VOUT
- $dt$  is the output voltage rise time during the ramp up of VOUT when the device is enabled
- $dV_{OUT}$  is the change in  $V_{OUT}$  during the ramp up of VOUT when the device is enabled

The appropriate rise time can be calculated using the design requirements and the inrush current equation. As the rise time (measured from 10% to 90% of  $V_{OUT}$ ) is calculated, this is accounted in the  $dV_{OUT}$  parameter (80% of  $V_{OUT} = 4$  V) as shown in [公式 10](#).

$$400 \text{ mA} = 22 \mu\text{F} \times 4 \text{ V}/dt \quad (10)$$

$$dt = 220 \mu\text{s} \quad (11)$$

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 220  $\mu$ s. Referring to the [Table 2](#) at  $V_{IN} = 5$  V,  $CT = 220 \mu\text{F}$  provides a typical rise time of 650  $\mu$ s. Adding this rise time and voltage into [公式 9](#), yields [公式 12](#).

$$I_{Inrush} = 22 \mu\text{F} \times 4 \text{ V} / 650 \mu\text{s} \quad (12)$$

$$I_{Inrush} = 135 \text{ mA} \quad (13)$$

This inrush current can be seen in the [Application Curves](#) section. An appropriate  $C_L$  value must be placed on VOUT such that the  $I_{MAX}$  and  $I_{PLS}$  specifications of the device are not violated.

### 9.2.3 Application Curves




图 30. TPS22918-Q1 Inrush Current




图 31. TPS22918-Q1 Inrush Current

## 10 Power Supply Recommendations

The TPS22918-Q1 is designed to operate from a VIN range of 1 V to 5.5 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1- $\mu$ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 1  $\mu$ F may be sufficient.

## 11 Layout

### 11.1 Layout Guidelines

- VIN and VOUT traces must be as short and wide as possible to accommodate for high current.
- The VIN pin must be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1  $\mu$ F ceramic with X5R or X7R dielectric. This capacitor must be placed as close to the device pins as possible.
- The VOUT pin must be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor must be placed as close to the device pins as possible.

### 11.2 Layout Example




图 32. Recommended Board Layout

### 11.3 Thermal Considerations

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

## Thermal Considerations (接下页)

The maximum IC junction temperature must be restricted to 150°C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(\max)}$  for a given output current and ambient temperature, use [公式 14.](#)

$$P_{D(\max)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}} \quad (14)$$

Where:

$P_{D(\max)}$  is the maximum allowable power dissipation

$T_{J(MAX)}$  is the maximum allowable junction temperature (150°C for the TPS22918-Q1)

$T_A$  is the ambient temperature of the device

$\theta_{JA}$  is the junction to air thermal impedance. See the [Thermal Information](#) table. This parameter is highly dependent upon board layout.

## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 开发支持

关于 TPS22918 PSpice 瞬态模型, 请参见 [SLVMBI6](#)。

### 12.2 文档支持

#### 12.2.1 相关文档

相关文档请参见以下部分:

- 《TPS22918 5.5V、2A、导通电阻为  $50m\Omega$  的负载开关评估模块》, [SLVUAP0](#)
- 《负载开关功耗之静态电流与关断电流》, [SLVA757](#)
- 《负载开关导通电阻基础知识》, [SLVA771](#)

### 12.3 接收文档更新通知

如需接收文档更新通知, 请访问 [ti.com](#) 上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后, 即可每周定期收到已更改的产品信息。有关更改的详细信息, 请查阅已修订文档中包含的修订历史记录。

### 12.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

### 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品	应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>
	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568 号, 中建大厦32 楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术 (上海) 有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22918TDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	13NW	<b>Samples</b>
TPS22918TDBVTQ1	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	13NW	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

## PACKAGE OPTION ADDENDUM


19-Jul-2016

---


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22918TDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS22918TDBVTQ1	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22918TDBVRQ1	SOT-23	DBV	6	3000	190.0	190.0	30.0
TPS22918TDBVTQ1	SOT-23	DBV	6	250	190.0	190.0	30.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



4073253-5/N 12/14


- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- ▲** Falls within JEDEC MO-178 Variation AB, except minimum lead width.

# LAND PATTERN DATA


DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE

Example Board Layout



Stencil Openings  
Based on a stencil thickness  
of .127mm (.005inch).



4209593-4/C 08/11

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有暗示或显示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及在其应用中使用 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

产品	应用
数字音频 <a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信 <a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件 <a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边 <a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器 <a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子 <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
DLP® 产品 <a href="http://www.dlp.com">www.dlp.com</a>	能源 <a href="http://www.ti.com/energy">www.ti.com/energy</a>
DSP - 数字信号处理器 <a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用 <a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器 <a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子 <a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口 <a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用 <a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑 <a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子 <a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理 <a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像 <a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU) <a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>	
RFID 系统 <a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>	
OMAP 应用处理器 <a href="http://www.ti.com/omap">www.ti.com/omap</a>	
无线连通性 <a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>