

TS3A5223 0.45Ω 双通道 SPDT 双向模拟开关

1 特性

- 低导通电阻开关
 - 电压为 3.6V 时为 0.45Ω (典型值)
 - 电压为 1.8V 时为 0.85Ω (典型值)
- 宽电源电压: 1.65V 至 3.6V
- 1.0V 兼容逻辑接口
- 高切换带宽 80MHz
- 在整个波段上, 总谐波失真 (THD) 为 0.01%
- 额定最小先开后合
- 双向切换
- -75dB 通道至通道串扰
- 具有极低功率耗散和泄漏电流的 -70dB 通道至通道关闭隔离
- 极小型 QFN-10 封装: 1.8mm x 1.4mm
- 针对所有引脚的 ESD 保护
 - 2kV HBM, 500V CDM

2 应用

- 便携式电子产品
- 智能手机、平板电脑
- 家用电器
- 有线通信

3 说明

TS3A5223 是一款高速双通道模拟开关, 此开关具有先断后通以及双向信号切换功能。TS3A5223 可被用作一个双路 2:1 复用器或者一个 1:2 双路去复用器。

TS3A5223 提供极低的导通电阻、很低的 THD 和通道间串扰以及很高的关闭隔离。这些 特性 使得 TS3A5223 适用于音频信号传输和切换 应用。


TS3A5223 控制逻辑支持 1V - 3.6V CMOS 逻辑电平。此逻辑接口可在不增加电源输出电流 (I_{cc}) 的前提下实现与各种 CPU 和微控制器的直接对接, 从而降低了功耗。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TS3A5223	μQFN (10)	1.80mm x 1.40mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

功能图



Copyright © 2017, Texas Instruments Incorporated



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: SCDS339

目录

1 特性	1
2 应用	1
3 说明	1
4 修订历史记录	2
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	4
6.5 Electrical Characteristics	5
6.6 Typical Characteristics	6
7 Parameter Measurement Information	7
8 Detailed Description	10
8.1 Overview	10
8.2 Functional Block Diagram	10
8.3 Feature Description	10
8.4 Device Functional Modes	11
9 Application and Implementation	12
9.1 Application Information	12
9.2 Typical Application	12
10 Power Supply Recommendations	13
11 Layout	14
11.1 Layout Guidelines	14
11.2 Layout Example	14
12 器件和文档支持	15
12.1 文档支持	15
12.2 接收文档更新通知	15
12.3 社区资源	15
12.4 商标	15
12.5 静电放电警告	15
12.6 Glossary	15
13 机械、封装和可订购信息	15


4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (February 2013) to Revision B	Page
• 添加了器件信息表、ESD 额定值表、热性能信息表、特性说明部分、器件功能模式、应用和实施部分、电源建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	1
• Changed the V_{Max} MAX value From: 3.6 V To: V_{CC} in the Recommended Operating Conditions table	4
• Deleted: "dt/dv, SEL pin Input rise and fall time limit" from the Recommended Operating Conditions table.....	4
• Deleted the Dissipation Ratings table.....	4

Changes from Original (January 2013) to Revision A	Page
• 将器件状态从“预览”更改为“生产”	1

5 Pin Configuration and Functions



Pin Functions

NAME	PIN NUMBER	DESCRIPTION
VCC	1	Positive supply Input – Connect 1.65 V to 3.6 V supply voltage
NC1	5	Signal path Input/Output signal pins
NO1	2	
NC2	7	
NO2	10	
COM1, COM2	3, 9	Common signal path Input/Output signal pins
GND	6	Ground reference pin
SEL1, SEL2	4, 8	Select digital logic pin. Logic low connects COM to NC, Logic high connects COM to NO

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

Specified at $T_A = -40^\circ\text{C}$ to 85°C unless otherwise noted.

		VALUE		UNIT
		MIN	MAX	
V _{CC}	Positive DC supply voltage	-0.3	4.3 ⁽²⁾	V
V _{COM} V _{NO} V _{NC}	Analog voltage	-0.3	4.3 ⁽²⁾	V
I _{COM} I _{NO} I _{NC}	On-state switch continuous current		±300	mA
I _{COM} I _{NO} I _{NC}	On-state switch peak current (1ms pulse at 10% duty cycle)		±500	mA
P _D	Total device power dissipation at $T_A = 85^\circ\text{C}$	10-µQFN RSW	430	mW
T _A	Operating free-air ambient temperature range	-40	85	°C
T _J	Junction temperature range	-55	150	°C
T _{stg}	Storage temperature range	-55	150	°C

(1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Not rated for continuous operation, 0.5% duty cycle at 1 kHz recommended

6.2 ESD Ratings

V _(ESD)	Electrostatic discharge	VALUE		UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	
		±2000	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Positive DC supply voltage	1.65	3.6	V
V _{COM} , V _{NO} , V _{NC}	Analog voltage range	0	V _{CC}	V
V _{SEL1} V _{SEL2}	Digital logic voltage	0	V _{CC}	V
T _A	Operating free-air ambient temperature range	-40	85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TS3A5223	UNIT
		RSW (UQFN)	
		10 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	92.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	46.0	°C/W
R _{0JB}	Junction-to-board thermal resistance	44.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	44.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	31.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics







Specified over the recommended junction temperature range $T_A = T_J = -40^\circ\text{C}$ to 85°C . Typical values are at $T_A = T_J = 25^\circ\text{C}$ (unless otherwise noted).

PARAMETER	V_{CC} (V)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC CHARACTERISTICS						
V_{IH} High-level Input voltage SEL1, SEL2 inputs	3.6	$V_S = 0 \text{ to } V_{CC}, I_S = 100 \text{ mA}, V_{SEL} = 1 \text{ V, } 0 \text{ V}$	0.8	V		
	2.3		0.8			
	1.8		0.8			
V_{IL} Low-level Input voltage SEL1, SEL2 inputs	3.6	$V_S = 0 \text{ to } V_{CC}, I_S = 100 \text{ mA}, V_{SEL} = 1 \text{ V, } 0 \text{ V}$	0.3	V		
	2.3		0.3			
	1.8		0.3			
R_{ON} Switch ON Resistance	3.6	$V_S = 0 \text{ to } V_{CC}, I_S = 100 \text{ mA}, V_{SEL} = 1 \text{ V, } 0 \text{ V}$	0.45	0.6		
	2.3		0.6		0.8	
	1.8		0.85		1.2	
ΔR_{ON}	Difference of on-state resistance between switches	3.6	$V_S = 2 \text{ V, } 0.8 \text{ V, } IS = 100 \text{ mA, } V_{SEL} = 1 \text{ V, } 0 \text{ V}$	0.05		Ω
$R_{ON-FLAT}$ ON resistance flatness	3.6	$V_S = 0 \text{ to } V_{CC}, IS = 100 \text{ mA, } V_{SEL} = 1 \text{ V, } 0 \text{ V}$	0.1	0.2		
	2.3		0.15		0.35	
	1.8		0.4		0.65	
I_{OFF}	NC, NO pin leakage current when switch is off	3.6	$V_S = 0.3 \text{ or } 3.0 \text{ V, } V_{COM} = 3 \text{ or } 0.3 \text{ V}$	5	90	nA
$I_{S(ON)}$	NC, NO pin leakage current when switch is on	3.6	$V_S = 0.3 \text{ or } 3.0 \text{ V, } V_{COM} = \text{No Load}$	4	60	nA
I_{SEL}	Select pin input leakage current	V_S	$V_S = 0 \text{ or } 3.6 \text{ V}$		100	nA
I_{CC}	Quiescent supply current	3.6	$V_{SEL} = 0 \text{ or } V_{CC}$	700	2000	nA
I_{CCLV}	Supply current change	3.6	$V_{SEL} = 1 \text{ V to } V_{SEL} = V_{CC}$		200	nA
SWITCHING PARAMETERS⁽¹⁾⁽²⁾						
t_{PHL} Logic high to low propagation delay	3.6	$R_L = 50 \Omega, C_L = 35 \text{ pF}$	0.1	ns		
	2.5		0.2			
	1.8		0.2			
t_{PLH} Logic low to high propagation delay	3.6	$R_L = 50 \Omega, C_L = 35 \text{ pF}$	0.1	ns		
	2.5		0.2			
	1.8		0.2			
t_{ON}	Turn-ON time	2.3 - 3.6	$R_L = 50 \Omega, C_L = 35 \text{ pF, } V_S = 1.5 \text{ V}$	70		ns
t_{OFF}	Turn-OFF time	2.3 - 3.6	$R_L = 50 \Omega, C_L = 35 \text{ pF, } V_S = 1.5 \text{ V}$	75		ns
t_{BBM}	Break-before-make time delay	3.6	$R_L = 50 \Omega, C_L = 35 \text{ pF, } V_S = 1.5 \text{ V}$	2	8	ns
Q_{INJ}	Charge Injection	3.6	$C_L = 1 \text{ nF, } V_S = 0 \text{ V}$	40		pC
AC CHARACTERISTICS						
BW	-3 dB Bandwidth	1.65 - 3.6	$R_L = 50 \Omega, C_L = 35 \text{ pF}$	80		MHz
V_{ISO}	Channel OFF isolation	1.65 - 3.6	$V_S = 1 \text{ Vrms, } f = 100 \text{ kHz}$	-70		dB
V_{Xtalk}	Channel-to-Channel Crosstalk	1.65 - 3.6	$V_S = 1 \text{ Vrms, } f = 100 \text{ kHz}$	-75		dB
THD	Total harmonic distortion	1.65 - 3.6	$R_L = 600 \Omega, V_{SEL} = 2 \text{ Vpk-pk, } f = 20 \text{ Hz to } 20 \text{ kHz}$	0.01%		
C_{SEL}	Select pin input capacitance	3.3	$f = 1 \text{ MHz}$	3		pF
C_{ON}	NC, NO, and COM input capacitance when switch is on	3.3	$f = 1 \text{ MHz}$	115		pF
C_{OFF}	NC, NO, and COM input capacitance when switch is off	3.3	$f = 1 \text{ MHz}$	50		pF

(1) Rise and Fall propagation delays, t_{PHL} and t_{PLH} , are measured between 50% values of the input and the corresponding output signal amplitude transition.

(2) Specified by characterization only. Validated during qualification. Not measured in production testing.

6.6 Typical Characteristics



7 Parameter Measurement Information




Figure 7. ON-State Resistance (R_{ON})




Figure 8. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})

Parameter Measurement Information (continued)




Figure 9. Break-Before-Make Time (t_{BBM})




Figure 10. TOTAL HARMONIC DISTORTION (THD)

Parameter Measurement Information (continued)




Figure 11. Crosstalk (X_{TALK})





Figure 12. OFF Isolation (O_{ISO})

8 Detailed Description

8.1 Overview

The TS3A5223 is a bidirectional, 2-channel, single-pole double-throw (2:1 SPDT) analog switch that is designed to operate from 1.65 V to 3.6 V. This switch solution comes in a small 1.4mm x 1.8 mm QFN package while maintaining excellent signal integrity, which makes the TS3A5223 suitable for a wide range of applications in personal electronics, portable instrumentation, and test and home electronics. The device maintains the signal integrity by its low ON-state resistance, excellent ON-state resistance matching, and total harmonic distortion (THD) performance. To prevent signal distortion during the transferring of a signal from one channel to another, the TS3A5223 device also has a specified break-before-make feature.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Digital Logic Translation

The TS3A5223 devices supports down to 1-V logic signals irrespective of the supply voltage. The device accomplishes this with integrated level shifters on the digital input SEL1 and SEL2 pins.

8.3.2 Break-Before-Make

The TS3A5223 devices prevents signal distortions when switching signals between the NO and NC pins by completely turning off one signal path before turning on the other signal path. The break-before-make timing specifications are found in the [Electrical Characteristics](#) table.

8.4 Device Functional Modes

Logic low voltage on SEL1 or SEL2 pins connect the COM pin to NC pin.

Logic high voltage on SEL1 or SEL2 pins connect the COM pin to NO pin.

Table 1. TS3A5223 Function Table

SEL1	SEL2	COM1	COM2
0	0	NC1	NC2
1	1	NO1	NO2
1	0	NO1	NC2
0	1	NC1	NO2

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3A5223 switch is bidirectional, so the NO, NC and COM pins can be used as either inputs or outputs. This switch is typically used when there is only one signal path that needs to be able to communicate to 2 different signal paths.

9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 13. Typical Application

9.2.1 Design Requirements

The TS3A5223 can be properly operated without any external components.

Unused, pins COM, NC, and NO may be left floating or grounded.

Digital control pins IN must be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin and cause excess current consumption. For more information, refer to the application note [Implications of Slow or Floating CMOS Inputs \(SCBA002\)](#).

9.2.2 Detailed Design Procedure

Ensure that all of the signals passing through the switch are within the ranges specified in [Recommended Operating Conditions](#) to ensure proper performance.

Typical Application (continued)

9.2.3 Application Curves



 $V_{CC} = 3.6 \text{ V}$

Figure 14. On-Resistance vs. Switch Input Voltage

10 Power Supply Recommendations

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute-maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence VCC on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components. A 0.1- μF capacitor, connected from VCC to GND, is adequate for most applications.

11 Layout

11.1 Layout Guidelines

- TI recommends following common printed-circuit board layout guidelines to ensure reliability of the device.
- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.

11.2 Layout Example




Figure 15. Layout Example

12 器件和文档支持

12.1 文档支持

12.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。请单击右上角的通知我 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

12.5 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

[SLYZ022 — TI Glossary.](#)

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参见左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3A5223RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B2A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A5223RSWR	UQFN	RSW	10	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A5223RSWR	UQFN	RSW	10	3000	184.0	184.0	19.0

MECHANICAL DATA

RSW (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



Bottom View

4208097/C 07/2008



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-lead) package configuration.

This package complies to JEDEC MO-288 variation UDEE, except minimum package height.

RSW (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD

Example Board Layout

Example Stencil Design
(Note D)Example Solder Mask Opening
(Note E)Example Pad Geometry
(Note C)

4208256/C 06/12

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会配有任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司