













TPS62150, TPS62150A, TPS62151, TPS62152, TPS62153

ZHCSB86D - NOVEMBER 2011 - REVISED SEPTEMBER 2016

TPS6215x 采用 3mm × 3mm QFN 封装的 3V 至 17V、1A 降压转换器

1 特性

- DCS-Control™拓扑结构
- 输入电压范围: 3V 至 17V
- 输出电流高达 1A
- 可调节输出电压范围为 0.9V 至 6V
- 引脚可选输出电压(标称值,+5%)
- 可编程软启动和跟踪
- 无缝节能模式转换
- 17µA 的静态电流(典型值)
- 可选运行频率
- 电源正常输出
- 100% 占空比模式
- 短路保护功能
- 过热保护
- 与 TPS62130 和 TPS62140 引脚兼容
- 采用 3mm x 3mm 超薄型四方扁平无引线 (VQFN)-16 封装

2 应用

- 标准 12V 导轨式电源
- 单个或者多个锂离子电池供电的负载点 (POL) 电源
- 固态磁盘
- 嵌入式系统
- 低压降稳压器 (LDO) 替代产品
- 移动 PC、平板、调制解调器、摄像头
- 服务器、微型服务器
- 数据终端,销售点 (ePOS)

3 说明

TPS6215x 系列属于易用型同步降压 DC-DC 转换器,针对 高功率密度的应用 进行了优化。该系列器件的开关频率典型值高达 2.5MHz,允许使用小型电感器,通过利用 DCS-Control 拓扑技术提供快速瞬态响应并实现高输出电压精度。

该系列器件具有 3V 至 17V 宽运行输入电压范围,非常适用于由锂离子或其他电池以及 12V 中间电源轨供电的系统。其输出电压为 0.9V 至 6V,支持高达 1A的持续输出电流(在 100% 占空比模式下)。软启动引脚控制输出电压启动斜坡,从而允许器件作为独立电源或者在跟踪配置下运行。此外,还可以通过配置使能(EN)引脚和开漏电源正常状态 (PG) 引脚实现电源排序。

在节能模式下,器件在 VIN 作用下生成约 17μA 的静态电流。负载较小时可自动且无缝进入节能模式,同时该模式可保持整个负载范围内的高效率。该器件在关断模式下处于关断状态,期间的流耗低于 2μA。


此器件提供可调节输出电压和固定输出电压两个版本, 采用 3mm × 3mm 16 引脚 VQFN 封装 (RGT)。

器件信息⁽¹⁾


	, , ,	
器件型号	封装	封装尺寸 (标称值)
TPS6215X	VQFN (16)	3.00mm x 3.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

典型应用电路原理图



效率与输出电流间的关系





目录

1	特性1	9	Application and Implementation	13
2	应用 1		9.1 Application Information	13
3	说明1		9.2 Typical Application	13
4	修订历史记录 2		9.3 System Examples	25
5	Device Comparison Table 4	10	Power Supply Recommendations	28
6	Pin Configuration and Functions 4	11	Layout	29
7	Specifications		11.1 Layout Guidelines	
•	7.1 Absolute Maximum Ratings 5		11.2 Layout Example	29
	7.2 ESD Ratings		11.3 Thermal Considerations	30
	7.3 Recommended Operating Conditions	12	器件和文档支持	31
	7.4 Thermal Information		12.1 器件支持	31
	7.5 Electrical Characteristics		12.2 文档支持	31
	7.6 Typical Characteristics		12.3 相关链接	31
8	Detailed Description 8		12.4 接收文档更新通知	31
•	8.1 Overview 8		12.5 社区资源	32
	8.2 Functional Block Diagrams		12.6 商标	32
	8.3 Feature Description		12.7 静电放电警告	32
	8.4 Device Functional Modes		12.8 Glossary	32
	20.00	13	机械、封装和可订购信息	33


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision C (November 2014) to Revision D	Page
已添加 "与 TPS62130 和 TPS62140 引脚兼容"至特性分类等级	1
• Changed the T _J MAX value From: 125°C To: 150°C in the <i>Absolute Maximum Rating</i>	5
Changed the <i>Thermal Information</i> values	5
• Changed ($T_J = -40$ °C to 85°C) To: ($T_J = -40$ °C to 125°C) in the <i>Electrical Characteristics</i> conditions	6
• Added a test condition for IQ at TA = -40°C to +85°C in the <i>Electrical Characteristics</i>	6
• Added 表 1 and 表 2	10
Added indicators (C1, C3, and C5) for capacitances to 图 7	13
• Added Switching Frequency graphs for 1.0-V, 1.8-V, and 5.0-V applications (图 24 through 图 31)	20
Changed Layout Example	29
Changes from Revision B (June 2013) to Revision C	Page
• 已添加 器件和文档支持部分,布局和 ESD 额定值表。	1
Changes from Revision A (November 2012) to Revision B	Page
• 已添加 器件 TPS62150A 至数据表	
• 己添加 text to Tracking Function section for clarification	17



ZHCSB86D - NOVEMBER 2011 - REVISED SEPTEMBER 2016



www.ti.com.cn

NSTRUMENTS


CI	hanges from Original (November 2011) to Revision A			
•	Added values to the Initial output voltage accuracy for TA = -10°C to 85°C	6		
•	Power-Save Mode Operation section following 公式 1	11		
•	Changed the Layout Guidelines section	29		
•	Changed Layout Example	29		



5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE	Power Good Logic Level (EN=Low)
TPS62150	adjustable	High Impedance
TPS62150A	adjustable	Low
TPS62151	1.8 V	High Impedance
TPS62152	3.3 V	High Impedance
TPS62153	5.0 V	High Impedance

6 Pin Configuration and Functions



Pin Functions

	PIN ⁽¹⁾		DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1,2,3	SW	0	Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and output capacitor.		
4	PG	0	Output power good (High = V_{OUT} ready, Low = V_{OUT} below nominal regulation); open drain (requires pull-up resistor)		
5	FB	I	Voltage feedback of adjustable version. Connect resistive voltage divider to this pin. It is recommended to connect FB to AGND on fixed output voltage versions for improved thermal performance.		
6	AGND		Analog Ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.		
7	FSW I Switching Frequency Select (Low ≈ 2.5MHz, High ≈ 1.25MHz ⁽²⁾ for typical operation) ⁽³⁾		Switching Frequency Select (Low ≈ 2.5MHz, High ≈ 1.25MHz ⁽²⁾ for typical operation) ⁽³⁾		
8	DEF	ı	Output Voltage Scaling (Low = nominal, High = nominal + 5%)(3)		
9	SS/TR	ı	Soft-Start / Tracking Pin. An external capacitor connected to this pin sets the internal voltage reference rise time. It can be used for tracking and sequencing.		
10	AVIN	I	Supply voltage for control circuitry. Connect to same source as PVIN.		
11,12	PVIN	I	Supply voltage for power stage. Connect to same source as AVIN.		
13	EN	I	Enable input (High = enabled, Low = disabled) (3)		
14	VOS	ı	Output voltage sense pin and connection for the control loop circuitry.		
15,16	PGND		Power Ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.		
	Exposed Thermal Pad		Must be connected to AGND (pin 6), PGND (pin 15,16) and common ground plane. See the <i>Layout Example</i> . Must be soldered to achieve appropriate power dissipation and mechanical reliability.		

- For more information about connecting pins, see the Detailed Description and Application and Implementation sections.
- (2) (3) Connect FSW to V_{OUT} or PG in this case.
 - An internal pull-down resistor keeps logic level low, if pin is floating.



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
	AVIN, PVIN	-0.3	20		
Pin voltage ⁽²⁾	EN, SS/TR	-0.3	$V_{IN} + 0.3$	V	
	SW	-0.3	$V_{IN} + 0.3$	V	
	DEF, FSW, FB, PG, VOS	-0.3	7		
Power-good sink current	PG		10	mA	
Tomporeture	Operating junction temperature, T _J	-40	150	°C	
emperature	Storage temperature, T _{stg}	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
M	Electroctotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)	(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply Voltage, V _{IN} (at AVIN and PVIN)	3	17	V
Operating junction temperature, T _J	-40	125	°C

7.4 Thermal Information

	TUEDMAL METRIC(1)	TPS6215x	LINUT
	THERMAL METRIC ⁽¹⁾	RGT 16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	45	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	53.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	17.4	°C/W
R ₀ JC(bot)	Junction-to-case(bottom) thermal resistance	4.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ All voltages are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

over operating junction temperature ($T_1 = -40$ °C to 125°C), typical values at VIN=12 V and $T_A = 25$ °C (unless otherwise noted)

PARAMETER		TEST CON	DITIONS	MIN	NOM	MAX	UNIT	
SUPPLY	(•		
V _{IN}	Input Voltage Range ⁽¹⁾			3		17	V	
		EN = High, I _{OUT} = 0 mA,			17	30		
lQ	Operating Quiescent Current	device not switching	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		17	25	μΑ	
					1.5	25	μA	
I _{SD}	Shutdown Current ⁽²⁾	EN = Low	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		1.5	4		
		Falling Input Voltage (PW	VM mode operation)	2.6	2.7	2.8	V	
V_{UVLO}	Undervoltage Lockout Threshold	Hysteresis	,		200		mV	
	Thermal Shutdown Temperature				160			
T_{SD}	Thermal Shutdown Hysteresis				20		°C	
CONTR	OL (EN, DEF, FSW, SS/TR, PG)							
V _H	High Level Input Threshold Voltage (EN, DEF, FSW)			0.9	0.65		V	
V _L	Low Level Input Threshold Voltage (EN, DEF, FSW)				0.45	0.3	V	
I _{LKG}	Input Leakage Current (EN, DEF, FSW)	EN = V _{IN} or GND; DEF, F	FSW = V _{OUT} or GND		0.01	1	μA	
	Power Good Threshold Voltage	Rising (%V _{OUT})		92%	95%	98%		
V_{TH_PG}		Falling (%V _{OUT})		87%	90%	94%		
V _{OL_PG}	Power Good Output Low Voltage	$I_{PG} = -2 \text{ mA}$			0.07	0.3	V	
I _{LKG_PG}	Input Leakage Current (PG)	V _{PG} = 1.8 V			1	400	nA	
I _{SS/TR}	SS/TR Pin Source Current			2.3	2.5	2.7	μΑ	
	SWITCH						-	
		V _{IN} ≥ 6 V			90	170		
	High-Side MOSFET ON-Resistance	V _{IN} = 3 V			120		mΩ	
r _{DS(on)}		V _{IN} ≥ 6 V			40	70		
	Low-Side MOSFET ON-Resistance	V _{IN} = 3 V			50		mΩ	
I _{LIMF}	High-Side MOSFET Forward Current Limit ⁽³⁾	V _{IN} = 12 V, T _A = 25°C			1.7	2.2	Α	
OUTPU	т	1		1				
I _{LKG_FB}	Input Leakage Current (FB)	TPS62150, V _{FB} = 0.8 V			1	100	nA	
	Output Voltage Range (TPS62150)	V _{IN} ≥ V _{OUT}		0.9		6.0	V	
		DEF = 0 (GND)			V _{OUT}			
	DEF (Output Voltage Programming)	DEF = 1 (V _{OUT})		V _{OI}	_{JT} + 5%			
		PWM mode operation, V _I	_{IN} ≥ V _{OUT} + 1 V	785.6	800	814.4		
V _{OUT}	Initial Output Voltage Accuracy ⁽⁴⁾	PWM mode operation, V_I $T_A = -10^{\circ}$ C to 85°C		788.0	800	812.8		
		Power Save Mode opera	tion, C _{OUT} = 22 µF	781.6	800	822.4		
	Load Regulation ⁽⁵⁾	V _{IN} = 12 V, V _{OUT} = 3.3 V, PWM mode operation			0.05		%/A	
	Line Regulation ⁽⁵⁾	$3 \text{ V} \le \text{V}_{\text{IN}} \le 17 \text{ V}, \text{ V}_{\text{OUT}} = 3.3 \text{ V}, \text{ I}_{\text{OUT}} = 1 \text{ A},$ PWM mode operation			0.02		%/V	

⁽¹⁾ The device is still functional down to Undervoltage Lockout (see parameter V_{UVLO}).

⁽²⁾ Current into AVIN+PVIN pins.


⁽³⁾ This is the static current limit. It can be temporarily higher in applications due to internal propagation delay (see Current-Limit and Short-Circuit Protection section).

⁽⁴⁾ This is the accuracy provided at the FB pin for the adjustable V_{OUT} version (line and load regulation effects are not included). For the fixed voltage versions the (internal) resistive divider is included.

⁽⁵⁾ Line and load regulation depend on external component selection and layout (see 图 22 and 图 23).



7.6 Typical Characteristics





8 Detailed Description

8.1 Overview


The TPS6215x synchronous switched-mode power converter is based on DCS-Control topology, an advanced regulation topology that combines the advantages of hysteretic, voltage-mode, and current-mode control, including an acloop directly associated with the output voltage. This control loop takes information about output voltage changes and feeds that information directly to a fast comparator stage. It sets the switching frequency, which is constant for steady-state operating conditions, and provides immediate response to dynamic load changes. To get accurate dc load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low-ESR capacitors.

The DCS-Control topology supports pulse-width modulation (PWM) mode for medium and heavy load conditions and a power-save mode at light loads. During PWM, it operates at its nominal switching frequency in continuous-conduction mode. This frequency is typically about 2.5 MHz or 1.25 MHz, with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters power-save mode to sustain high efficiency down to very light loads. In power-save mode, the switching frequency decreases linearly with the load current. Because DCS-Control topology supports both operation modes within a single building block, the transition from PWM to power-save mode is seamless without effects on the output voltage.

Fixed-output voltage versions provide the smallest solution size and lowest current consumption, requiring only three external components. An internal current limit supports nominal output currents of up to 1 A.

The TPS6215x offers both excellent dc voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

8.2 Functional Block Diagrams




* This pin is connected to a pull down resistor internally (see *Feature Description* section)

图 5. TPS62150 (Adjustable Output Voltage)



Functional Block Diagrams (接下页)



Copyright @ 2016, Texas Instruments Incorporated

图 6. TPS62151, -2, -3 (Fixed Output Voltage)

8.3 Feature Description

8.3.1 Enable / Shutdown (EN)

When Enable (EN) is set High, the device starts operation. Shutdown is forced if EN is pulled Low with a shutdown current of typically 1.5 μ A. During shutdown, the internal power MOSFETs as well as the entire control circuitry are turned off. The internal resistive divider pulls down the output voltage smoothly. The EN signal must be set externally to High or Low. An internal pull-down resistor of about 400k Ω is connected and keeps EN logic low, if Low is set initially and then the pin gets floating. It is disconnected if the pin is set High

Connecting the EN pin to an appropriate output signal of another power rail provides sequencing of multiple power rails.

8.3.2 Soft-Start or Tracking (SS/TR)

^{*} This pin is connected to a pull down resistor internally (see *Feature Description* section)



Feature Description (接下页)

Using a very small capacitor (or leaving the SS/TR pin disconnected) provides fastest start-up behavior. There is no theoretical limit for the longest startup time. The TPS6215x can start into a pre-biased output. During monotonic pre-biased start-up, both the power MOSFETs are not allowed to turn on until the internal ramp of the device sets an output voltage above the pre-bias voltage. If the device is set to shutdown (EN = GND), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level. Returning from those states causes a new start-up sequence as set by the SS/TR connection.

A voltage supplied to SS/TR can be used for tracking a master voltage. The output voltage follows this voltage in both directions, up and down (see *Application and Implementation*).

8.3.3 Power Good (PG)

Power Supply Removal

The TPS6215x has a built-in power-good (PG) function to indicate whether the output voltage has reached its appropriate level or not. One use of the PG signal can be for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor (to any voltage below 7 V). It can sink 2 mA of current and maintain its specified logic-low level. With TPS62150 it it is high impedance when the device is turned off due to EN, UVLO or thermal shutdown. TPS62150A features PG=Low in this case and can be used to actively discharge V_{OUT} (see 45). VIN must remain present for the PG pin to stay Low. See SLVA644 for application details. If not used, the PG pin should be connected to GND but may be left floating.

	- ·	• ,			
Dov	ice State	PG Logic Status			
Dev	ice State	High Impedance	Low		
Enoble (EN High)	$V_{FB} \ge V_{TH_PG}$	\checkmark			
Enable (EN=High)	V _{FB} ≤ V _{TH_PG}		√		
Shutdown (EN=Low)		\checkmark			
UVLO	$0.7 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$	√			
Thermal Shutdown	$T_J > T_{SD}$	\checkmark			

表 1. Power Good Pin Logic Table (TPS62150)

表 2. Power Good Pin Logic Table (TPS62150A)

Davio	e State	PG Logic Status					
Device	e State	High Impedance	Low				
Fachle (FN High)	$V_{FB} \ge V_{TH_PG}$	√					
Enable (EN=High)	$V_{FB} \le V_{TH_PG}$		\checkmark				
Shutdown (EN=Low)			\checkmark				
UVLO	$0.7 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$		\checkmark				
Thermal Shutdown	$T_J > T_{SD}$		\checkmark				
Power Supply Removal	V _{IN} < 0.7 V	V					

8.3.4 Pin-Selectable Output Voltage (DEF)

Setting the DEF pin to High increases the output voltage of the TPS62150x devices by 5% above the nominal voltage $^{(1)}$. When DEF is Low, the device regulates to the nominal output voltage. Increasing the nominal voltage allows adapting the power supply voltage to the variations of the application hardware. More detailed information on voltage margining using the TPS62150x device is in SLVA489. The pin has an internally connected pulldown resistor of about 400 k Ω to ensure a proper logic level if the pin is high-impedance or floating after an initially Low setting. Setting the pin High disconnects the resistor.

(1) Maximum allowed voltage is 7 V. Therefore, the recommended connection for DEF is to V_{OUT}, not V_{IN}.

 $V_{IN} < 0.7 \ V$



8.3.5 Frequency Selection (FSW)

To get high power density with a very small solution size, a high switching frequency allows the use of small external components for the output filter. However, switching losses increase with the switching frequency. If efficiency is the key parameter, more than solution size, the switching frequency can be set to half (1.25 MHz typical) by pulling FSW to High. It is mandatory to start with FSW = Low to limit inrush current, which connecting FSW to V_{OUT} or PG can accomplish. Running with lower frequency produces higher efficiency, but also creates higher output-voltage ripple. Pull FSW to Low for high-frequency operation (2.5 MHz typical). To get low ripple and full output current at the lower switching frequency, the recommended minimum inductor value is 2.2 μ H. An application can change the switching frequency during operation, if needed. An internally connected pulldown resistor of about 400 k Ω on this pin acts the same way as one on the DEF pin (see *Pin-Selectable Output Voltage (DEF)*).

8.3.6 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents faulty operation of the device by switching off both the power FETs. The typical undervoltage-lockout threshold setting is 2.7 V. The device is fully operational for voltages above the UVLO threshold and turns off if the input voltage trips the threshold. The converter starts operation again once the input voltage exceeds the threshold by a hysteresis of typically 200 mV.

8.3.7 Thermal Shutdown

An internal temperature sensor monitors the junction temperature (T_J) of the device. If T_J exceeds 160°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs turn off and PG goes into the high-impedance state. When T_J decreases below the hysteresis level, the converter resumes normal operation, beginning with soft start. To avoid unstable conditions, the device implements a hysteresis of typically 20°C on the thermal shutdown temperature.

8.4 Device Functional Modes

8.4.1 Pulse-Width Modulation (PWM) Operation

The TPS6215x operates using pulse-width modulation in continuous-conduction mode (CCM) with a nominal switching frequency of 2.5 MHz or 1.25 MHz, selectable with the FSW pin. The frequency variation in the PWM mode is controlled and depends on V_{IN} , V_{OUT} , and the inductance. The device operates in PWM mode as long the output current is higher than half the inductor ripple current. To maintain high efficiency at light loads, the device enters power-save mode at the boundary of discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor ripple current.

8.4.2 Power-Save Mode Operation

The TPS6215x enters its built-in power-save mode seamlessly if the load current decreases. This secures a high efficiency in light load operation. The device remains in power-save mode as long as the inductor current is discontinuous.

In power-save mode, the switching frequency decreases linearly with the load current, maintaining high efficiency. The transition into and out of power-save mode happens within the entire regulation scheme and is seamless in both directions.

TPS6215x includes a fixed on-time circuitry. An estimate for this on-time, in steady-state operation with FSW=Low, is:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times 400 \text{ ns} \tag{1}$$

For very small output voltages, an absolute minimum on-time of about 80 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Also, the off-time can reach its minimum value at high duty cycles. The output voltage remains regulated in such cases. Using t_{ON} , the typical peak inductor current in power-save mode is approximated by:

(3)

(4)



Device Functional Modes (接下页)

$$I_{LPSM(peak)} = \frac{(V_{IN} - V_{OUT})}{L} \times t_{ON}$$
 (2)

When V_{IN} decreases to typically 15% above V_{OUT} , the TPS62150x device does not enter power-save mode, regardless of the load current. The device maintains output regulation in PWM mode.

8.4.3 100% Duty-Cycle Operation

The duty cycle of the buck converter is given by $D = V_{OUT} / V_{IN}$ and increases as the input voltage comes close to the output voltage. In this case, the device starts 100% duty cycle operation turning on the high-side switch 100% of the time. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small input-to-output voltage differences, for example, for longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, is calculated as:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \times (R_{DS(on)} + R_L)$$

where

- I_{OUT} is the output current
- R_{DS(on)} is the on-state resistance of the high-side FET
- R_I is the dc resistance of the inductor

8.4.4 Current-Limit and Short-Circuit Protection

The TPS6215x devices have protection against heavy-load and short-circuit events. At heavy loads, the current limit determines the maximum output current. If the current limit is reached, the high-side FET is turned off. Avoiding shoot-through current, then the low-side FET switches on to allow the inductor current to decrease. The low-side current limit is typically 1.2 A. The high-side FET turns on again only if the current in the low-side FET has decreased below the low-side current-limit threshold.

The output current of the device is limited by the current limit (see *Electrical Characteristics*). Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit is calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{V_L}{L} \times t_{PD}$$

where

- I_{LIME} is the static current limit, specified in the *Electrical Characteristics*
- V_L is the voltage across the inductor (V_{IN} V_{OUT})
- · L is the inductor value
- t_{PD} is the internal propagation delay

The current limit can exceed static values, especially if the input voltage is high and the application uses very small inductances. Calculate the peak current in the dynamic high-side switch using the following equation:

$$I_{peak(typ)} = I_{LIMF} + \frac{\left(V_{IN} - V_{OUT}\right)}{L} \times 30 \text{ ns}$$
(5)



9 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS6215x devices are a switched-mode step-down converters, able to convert a 3-V to 17-V input voltage into a 0.9-V to 6-V output voltage, providing up to 1 A. They require a minimum number of external components. Apart from the LC output filter and the input capacitors, only the TPS62150 device needs an additional resistive divider to set the output voltage level.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 7. A Typical 1-A Step-Down Converter

9.2.1 Design Requirements

The following design guideline provides a component selection to operate the device within the recommended operating conditions. Using the FSW pin, the design can be optimized for highest efficiency or smallest solution size and lowest output-voltage ripple. For highest efficiency set FSW = High, and the device operates at the lower switching frequency. For smallest solution size and lowest output voltage ripple set FSW = Low, and the device operates with higher switching frequency. The typical values for all measurements are $V_{IN} = 12 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$, and $T = 25^{\circ}\text{C}$, using the external components of $\frac{1}{5}$ 3.

The component selection used for measurements is given as follows:

表 3. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER (1)
IC	17-V, 1-A step-down converter, QFN	TPS62150RGT, Texas Instruments
L1	2.2-μH, 3.1-A, 0.165-in × 0.165-in (4.19-mm × 4.19-mm)	XFL4020-222MEB, Coilcraft
C1	10-μF, 25-V, ceramic, 1210	Standard
C3	22-μF, 6.3-V, ceramic, 0805	Standard
C5	3300-pF, 25-V, ceramic, 0603	
R1	Depending on V _{OUT}	
R2	Depending on V _{OUT}	
R3	100-kΩ, chip, 0603, 1/16-W, 1%	Standard

⁽¹⁾ See Third-Party Products Disclaimer



9.2.2 Detailed Design Procedure

9.2.2.1 Programming the Output Voltage

Whereas the output voltage of the TPS62150 (TPS62150A) is adjustable, the TPS62151, -2, and -3 are programmed to fixed output voltages. For fixed output versions, the FB pin is pulled down internally and may be left floating. It is recommended to connect the FB pin to AGND to decrease thermal resistance. The adjustable version can be programmed for output voltages from 0.9 V to 6 V by using a resistive divider from V_{OUT} to AGND. The voltage at the FB pin is regulated to 800 mV. The value of the output voltage is set by the selection of the resistive divider from $\Delta \pm 6$. It is recommended to choose resistor values which allow a current of at least 2 μA, meaning the value of R2 should not exceed 400 kΩ. Lower resistor values are recommended for highest accuracy and most robust design. For applications requiring lowest current consumption, the use of fixed-output-voltage versions is recommended.

$$R_1 = R_2 \times \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \tag{6}$$

In case of an open on the FB pin, the device clamps the output voltage at the VOS pin internally to about 7.4 V.

9.2.2.2 External Component Selection

The external components must fulfill the needs of the application, but also the stability criteria for the control loop of the device. The TPS6215x device is optimized to work within a range of external components. Consider the inductance and capacitance of the LC output filters in conjunction, creating the double pole responsible for the corner frequency of the converter (see the *Output Filter and Loop Stability* section). 表 4 can be used to simplify the output filter component selection. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application. See SLVA463 for details.

	4.7 μF	10 μF	22 μF	47 μF	100 μF	200 μF	400 μF
0.47 μH							
1 μH			√	√	√	√	
2.2 µH		√	√(2)	√	√	√	
3.3 µH		√	√	√	√		
4.7 µH							

表 4. L-C Output Filter Combinations⁽¹⁾

The TPS6215x device can operate with an inductor as low as 1 μ H or 2.2 μ H. FSW should be set Low in this case. However, for applications running with the low-frequency setting (FSW = High) or with low input voltages, 3.3 μ H is recommended.

9.2.2.2.1 Inductor Selection

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PSM transition point, and efficiency. In addition, the inductor selected must be rated for appropriate saturation current and dc resistance (DCR). 公式 7 and 公式 8 calculate the maximum inductor current under static load conditions.

$$I_{L(max)} = I_{OUT(max)} + \frac{\Delta I_{L(max)}}{2}$$
(7)

⁽¹⁾ The values in the table are nominal values. The effective capacitance was considered to vary by +20% and -50%.

⁽²⁾ This LC combination is the standard value, and is recommended for most applications.



$$\Delta I_{L(max)} = V_{OUT} \times \left(\frac{1 - \frac{V_{OUT}}{V_{IN(max)}}}{L_{(min)} \times f_{SW}} \right)$$

where

- I_L(max) is the maximum inductor current
- ΔI_L is the peak-to-peak inductor ripple current
- L(min) is the minimum effective inductor value
- f_{SW} is the actual PWM switching frequency

Calculating the maximum inductor current using the actual operating conditions gives the minimum required saturation current of the inductor. An added margin of about 20% is recommended. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS6215x device and are recommended for use:

表 5. List of Inductors

TYPE	INDUCTANCE [μH]	SATURATION CURRENT [A] ⁽¹⁾	DIMENSIONS [L × W × H], mm	MANUFACTURER (2)
XFL4020-222ME_	2.2 μH, ±20%	3.5	$4 \times 4 \times 2.1$	Coilcraft
XFL3012-222MEC	2.2 μH, ±20%	1.6	$3 \times 3 \times 1.2$	Coilcraft
XFL3012-332MEC	3.3 μH, ±20%	1.4	3 × 3 × 1.2	Coilcraft
VLS252012T-2R2M1R3	2.2 μH, ±20%	1.3	2.5 × 2 × 1.2	TDK
LPS3015-332	3.3 μH, ±20%	1.4	3 × 3 × 1.4	Coilcraft
744025003	3.3 μH, ±20%	1.5	2.8 × 2.8 × 2.8	Wuerth
PSI25201B-2R2MS	2.2 µH, ±20%	1.3	2 × 2.5 × 1.2	Cyntec
NR3015T-2R2M	2.2 μH, ±20%	1.5	3 × 3 × 1.5	Taiyo Yuden

⁽¹⁾ Lower of $I_{\mbox{\scriptsize RMS}}$ at 40°C rise or $I_{\mbox{\scriptsize SAT}}$ at 30% drop.

The inductor value also determines the load current at which the device enters power-save mode:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_{L} \tag{9}$$

Using 公式 8, this current level can be adjusted by changing the inductor value.

9.2.2.2.2 Capacitor Selection

9.2.2.2.1 Output Capacitor

The recommended value for the output capacitor is $22 \,\mu\text{F}$. The architecture of the TPS6215x device allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output-voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. Using a higher value of output capacitance can have some advantages, like smaller voltage ripple and a tighter dc output accuracy in power-save mode (see SLVA463).

Note: In power-save mode, the output-voltage ripple depends on the output capacitance, the ESR of the output capacitor, and the peak inductor current. Using ceramic capacitors provides small ESR and low ripple.

(8)

⁽²⁾ See Third-Party Products Disclaimer



9.2.2.2.2 Input Capacitor

For most applications, 10 μ F is sufficient and is recommended, though a larger value reduces input-current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low-ESR multilayer ceramic capacitor is recommended for best filtering and should be placed between PVIN and PGND as close as possible to those pins. Even though AVIN and PVIN must be supplied from the same input source, it is recommended to place a capacitance of 0.1 μ F from AVIN to AGND, to avoid potential noise coupling. An RC, low-pass filter from PVIN to AVIN may be used but is not required.

9.2.2.2.3 Soft-Start Capacitor

A capacitance connected between the SS/TR pin and AGND allows a user-programmable start-up slope of the output voltage. A constant-current source supplies 2.5 μ A to charge the external capacitance. The capacitor required for a given soft-start ramp time for the output voltage is given by:

$$C_{SS} = t_{SS} \times \frac{2.5 \,\mu\text{A}}{1.25 \,\text{V}} \, [\text{F}]$$

where

- C_{SS} is the capacitance (F) required at the SS/TR pin
- t_{SS} is the desired soft-start ramp time (s)

(10)

注

DC bias effect: High capacitance ceramic capacitors have a dc bias effect, which has a strong influence on the final effective capacitance. Therefore, selecting the right capacitor value requires careful choice. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

9.2.2.3 Tracking Function

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage. If the tracking voltage is between 50 mV and 1.2 V, the FB pin will track the SS/TR pin voltage as described in 公式 11 and shown in 图 8.

$$V_{FB} \approx 0.64 \times V_{SS/TR}$$
 (11)





图 8. Voltage Tracking Relationship



Once the SS/TR pin voltage reaches about 1.2 V, the internal voltage is clamped to the internal feedback voltage and device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage, the device does not sink current from the output. So, the resulting decrease of the output voltage may be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin, which is V_{IN} + 0.3 V.

If the input voltage drops into undervoltage lockout or even down to zero, the output voltage goes to zero, independent of the tracking voltage. 8 9 shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function.



Copyright © 2016, Texas Instruments Incorporated

图 9. Schematic for Ratiometric and Simultaneous Start-Up

The resistive divider of R1 and R2 can be used to change the ramp rate of VOUT2 faster, slower, or the same as that of VOUT1.

A sequential start-up is achieved by connecting the PG pin of VOUT1 to the EN pin of VOUT2. A ratiometric start-up sequence happens if both supplies share the same soft-start capacitor. 公式 10 calculates the soft-start time, though the SS/TR current must be doubled. Details about these and other tracking and sequencing circuits are found in the *TPS62130/40/50 Sequencing and Tracking* application report, SLVA470.

Note: If the voltage at the FB pin is below its typical value of 0.8 V, the output voltage accuracy may have a wider tolerance than specified.



9.2.2.4 Output Filter and Loop Stability

The devices of the TPS6215x family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with 公式 12:

$$f_{LC} = \frac{1}{2\pi\sqrt{L \times C}} \tag{12}$$

Proven nominal values for inductance and ceramic capacitance are given in 表 4 and are recommended for use. Different values may work, but care must be taken on the loop stability, which is affected. More information, including a detailed L-C stability matrix, can be found in the *TPS62130/40/50 Sequencing and Tracking* application report, SLVA463.

The TPS6215x devices, both fixed and adjustable versions, include an internal 25-pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per equations $\Delta \pm 13$ and $\Delta \pm 14$:

$$f_{zero} = \frac{1}{2\pi \times R_1 \times 25 \, pF} \tag{13}$$


$$f_{pole} = \frac{1}{2\pi \times 25 \text{ pF}} \times \left(\frac{1}{R_1} + \frac{1}{R_2}\right) \tag{14}$$


Though the TPS6215x devices are stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in power-save mode and/or improved transient response. An external feedforward capacitor can also be added. A more-detailed discussion on the optimization for stability versus transient response can be found in the *Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor* and *Using a Feedforward Capacitor to Improve Stability and Bandwidth of TPS62130/40/50/60/70* application reports, SLVA289 and SLVA466, respectively.




9.2.3 Application Curves


 V_{IN} = 12 V, V_{OUT} = 3.3 V, T_A = 25°C, (unless otherwise noted)





























9.3 System Examples

9.3.1 LED Power Supply

The TPS62150 can be used as a power supply for power LEDs. The FB pin can be easily set down to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low to avoid excessive power loss. Because this pin provides 2.5 µA, the feedback pin voltage can be adjusted by an external resistor per 公式 15. This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62150. 图 44 shows an application circuit, tested with analog dimming:



Copyright © 2016, Texas Instruments Incorporated

图 44. Single Power-LED Supply


The resistor at SS/TR sets the FB voltage to a level of about 300 mV, with a value calculated from 公式 15.

$$V_{FB} = 0.64 \times 2.5 \ \mu\text{A} \times R_{SS/TR} \tag{15}$$

The device now supplies a constant current, set by the resistor at the FB pin, by regulating the output voltage accordingly. The forward voltage requirement of the LED determines the minimum input voltage rating. More information is available in the *Using the TPS62150* as *Step-Down LED Driver With Dimming* application report, SLVA451.

9.3.2 Active Output Discharge

The TPS62150A device pulls the PG pin Low when the device is shut down by EN, UVLO, or thermal shutdown. Connecting PG to V_{OUT} through a resistor can be used to discharge V_{OUT} in those cases (see 845). The discharge rate can be adjusted by R3, which is also used to pull up the PG pin in normal operation. For reliability, keep the maximum current into the PG pin less than 10 mA.



Copyright © 2016, Texas Instruments Incorporated

图 45. Discharge V_{OUT} Through PG Pin with TPS62150A



System Examples (接下页)

9.3.3 Inverting Power Supply

The TPS6215x device can be used as an inverting power supply by rearranging external circuitry as shown in 图 46. As the former GND node now represents a voltage level below system ground, the voltage difference between V_{IN} and V_{OUT} must be limited for operation to the maximum supply voltage of 17 V (see 公式 16).

$$V_{IN} + |V_{OUT}| \le V_{IN\,max} \tag{16}$$





图 46. -3.3-V Inverting Power Supply

The transfer function of the inverting power supply configuration differs from the buck-mode transfer function, additionally incorporating a right half-plane zero. The loop stability must be adapted, and an output capacitance of at least 22 µF is recommended. A detailed design example is given in the *Using the TPS6215x in an Inverting Buck-Boost Topology* application report, SLVA469.

9.3.4 Various Output Voltages

The following example circuits show how to use the various devices and configure the external circuitry to furnish different output voltages at 1 A.




Copyright © 2016, Texas Instruments Incorporated

图 47. 5-V, 1-A Power Supply




System Examples (接下页)




Copyright © 2016, Texas Instruments Incorporated

图 48. 3.3-V, 1-A Power Supply



Copyright © 2016, Texas Instruments Incorporated

图 49. 2.5-V, 1-A Power Supply




Copyright © 2016, Texas Instruments Incorporated

图 50. 1.8-V, 1-A Power Supply




System Examples (接下页)




Copyright © 2016, Texas Instruments Incorporated

图 51. 1.5-V, 1-A Power Supply



Copyright © 2016, Texas Instruments Incorporated

图 52. 1.2-V, 1-A Power Supply



Copyright © 2016, Texas Instruments Incorporated

图 53. 1-V, 1-A Power Supply

10 Power Supply Recommendations

The TPS6215x devices are designed to operate from a 3-V to 17-V input voltage supply. The output current of the input power supply must be rated according to the output voltage and the output current of the power rail application.



11 Layout

11.1 Layout Guidelines

Proper layout is critical for the operation of a switched-mode power supply, even more at high switching frequencies. Therefore, the PCB layout of the TPS6215x device demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation, and noise sensitivity.

See \$\begin{align*} 54 for the recommended layout of the TPS6215x device, which is designed for common external ground connections. Both AGND (pin 6) and PGND (pins 15 and 16) are directly connected to the exposed thermal pad. On the PCB, the direct common-ground connection of AGND and PGND to the exposed thermal pad and the system ground (ground plane) is mandatory. Also, connect VOS (pin 14) in the shortest way to \$V_{OUT}\$ at the output capacitor. To avoid noise coupling into the VOS line, this connection should be separated from the \$V_{OUT}\$ power line and plane as shown in \$Layout Example\$.

Provide low-inductance and -resistance paths for loops with high di/dt. Paths conducting the switched load current should be as short and wide as possible. Provide low-capacitance paths (with respect to all other nodes) for wires with high dv/dt. The input and output capacitance should be placed as close as possible to the IC pins, and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB (pin 5) and VOS (pin 14) must be connected with short wires and not near high dv/dt signals [for example, SW (pins 1, 2, and 3)]. As FB and VOS pins carry information about the output voltage, they should be connected as closely as possible to the actual output voltage (at the output capacitor). The capacitor on SS/TR (pin 9) and on AVIN (pin 19), as well as the FB resistors, R1 and R2, should be kept close to the IC and connect directly to those pins and the system ground plane.

The exposed thermal pad must be soldered to the circuit board for mechanical reliability and to achieve adequate power dissipation.

The recommended layout is implemented on the EVM and shown in its Users Guide, SLVU437. Additionally, the EVM Gerber data are available for download here, SLVC394.

11.2 Layout Example




图 54. TPS6215x Example Layout



11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks, and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- · Improving the power dissipation capability of the PCB design
- · Improving the thermal coupling of the component to the PCB by soldering the exposed thermal pad
- · Introducing airflow in the system

For more details on how to use the thermal parameters, see the *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs* and *Semiconductor and IC Package Thermal Metrics* application reports, SZZA017 and SPRA953, respectively.

The TPS6215x devices are designed for a maximum operating junction temperature (T_J) of 125°C. Therefore, the maximum output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by the package and the surrounding PCB structures. Because the thermal resistance of the package is fixed, increasing the size of the surrounding copper area and improving the thermal connection to the IC can reduce the thermal resistance. To get improved thermal behavior, it is recommended to use top-layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance.

If short-circuit or overload conditions are present, the device is protected by limiting internal power dissipation.



12 器件和文档支持

12.1 器件支持

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 文档支持

12.2.1 相关文档

相关文档如下:

- 《采用前馈电容优化内部补偿 DC-DC 转换器的瞬态响应》, SLVA289
- 《将 TPS62150 用作具有调光功能的 LED 驱动器》, SLVA451
- 《优化 TPS62130/40/50/60/70 输出滤波器》, SLVA463
- 《采用前馈电容提升 TPS62130/40/50/60/70 的稳定性和带宽》, SLVA466
- 《在反向降压-升压拓扑中使用 TPS6215x》, SLVA469
- 《TPS62130/40/50 排序和跟踪》, SLVA470
- 《采用 TPS62130 进行电压裕量调节》, SLVA489
- 用户指南《TPS62130EVM-505、TPS62140EVM-505 和 TPS62150EVM-505 评估模块》, SLVU437
- 《半导体和 IC 封装热指标》, SPRA953
- 《采用 JEDEC PCB 设计的线性和逻辑封装散热特性》,SZZA017

12.3 相关链接

以下表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表	6.	木	目关链接

部件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS62150	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS62150A	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS62151	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS62152	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS62153	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.4 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。



12.5 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.6 商标

DCS-Control, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

12.7 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.





13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。本数据随时可能发生变更并且不对本文档进行修订,恕不另行通知。要获得这份数据表的浏览器版本,请查阅左侧的导航窗格。




RGT0016C



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




EXAMPLE BOARD LAYOUT

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司





11-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62150ARGTR	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA8I	Samples
TPS62150ARGTT	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA8I	Samples
TPS62150RGTR	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUA	Samples
TPS62150RGTT	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUA	Samples
TPS62151RGTR	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QWO	Samples
TPS62151RGTT	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QWO	Samples
TPS62152RGTR	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QWP	Samples
TPS62152RGTT	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QWP	Samples
TPS62153RGTR	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QWQ	Samples
TPS62153RGTT	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QWQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





11-Aug-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62150A, TPS62152:

Automotive: TPS62150A-Q1, TPS62152-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2017


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


All difficultions are nominal	1											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62150ARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62150ARGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62150RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62150RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62151RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62151RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62152RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62152RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62153RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62153RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 11-Aug-2017



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62150ARGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
TPS62150ARGTT	VQFN	RGT	16	250	210.0	185.0	35.0
TPS62150RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
TPS62150RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
TPS62151RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
TPS62151RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
TPS62152RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
TPS62152RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
TPS62153RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
TPS62153RGTT	VQFN	RGT	16	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 己认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司