

## TPS4005x 宽输入同步降压控制器

### 1 特性

- 工作输入电压范围为 8V 至 40V
- 输入电压前馈补偿
- < 1% 内部 0.7V 电压基准
- 可编程固定频率最高可达 1MHz 的电压模式控制器
- 用于高侧和同步 N 沟道金属氧化物半导体场效应晶体管 (MOSFET) 的内部栅极驱动输出
- 16 引脚 PowerPAD™ 封装 ( $\theta_{JC} = 2^{\circ}\text{C/W}$ )
- 过热保护
- 外部可同步
- 可编程高侧感测短路保护
- 可编程闭环软启动
- TPS40054 仅可作为源设备
- TPS40055 可作为源设备和接收设备
- TPS40057 可作为带有  $V_O$  预偏置的源设备和接收设备

### 2 应用

- 电源模块
- 网络和电信
- 工业领域和服务器

### 3 说明


TPS4005x 系列器件是一种具有宽输入电压范围 (8V 至 52V) 的高电压同步降压控制器。TPS4005x 系列器件具备高度的设计灵活性, 可提供多种用户可编程功能, 其中包括软启动、欠压锁定 (UVLO)、工作频率、电压前馈、高侧电流限值以及回路补偿。

TPS4005x 采用电压前馈控制技术在宽输入电压 (4:1) 范围内提供良好的线路调节功能并对输入线路瞬变进行快速响应。输入可变且近似恒定的调制器增益简化了回路补偿。外部可编程电流限制功能可提供逐脉冲电流限值, 同时使用内部故障计数器在过载持续时间较长的情况下以断续模式运行。

器件信息<sup>(1)</sup>

部件号	封装	封装尺寸 (标称值)
TPS4005x	HTSSOP (16)	5.00mm x 4.40mm

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。



UDG-03179



## 目录

<b>1</b>	特性 .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>16</b>
<b>2</b>	应用 .....	<b>1</b>	8.1	Application Information.....	16
<b>3</b>	说明 .....	<b>1</b>	8.2	Typical Application .....	20
<b>4</b>	修订历史记录 .....	<b>2</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>26</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>10</b>	<b>Layout</b> .....	<b>26</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	10.1	Layout Guidelines .....	26
6.1	Absolute Maximum Ratings .....	4	10.2	Layout Example .....	26
6.2	Recommended Operating Conditions .....	4	10.3	MOSFET Packaging .....	29
6.3	Thermal Information .....	4	<b>11</b>	<b>器件和文档支持</b> .....	<b>29</b>
6.4	Electrical Characteristics .....	5	11.1	器件支持 .....	29
6.5	Typical Characteristics .....	7	11.2	文档支持 .....	29
<b>7</b>	<b>Detailed Description</b> .....	<b>8</b>	11.3	相关链接 .....	29
7.1	Overview .....	8	11.4	商标 .....	30
7.2	Functional Block Diagram .....	8	11.5	静电放电警告 .....	30
7.3	Feature Description .....	8	11.6	Glossary .....	30
7.4	Device Functional Modes .....	15	<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>30</b>

## 4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision H (July 2012) to Revision I</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>Added <i>Handling Rating</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section. ....</li> </ul>	3

<b>Changes from Revision G (September 2011) to Revision H</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>Added the Thermal Information table .....</li> </ul>	4

<b>Changes from Revision F (September 2008) to Revision G</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>已删除 原理图中的错误。 .....</li> </ul>	1
<ul style="list-style-type: none"> <li>已更改 <math>I_{LIM}</math> 到 <math>I_{LIM}</math> (corrected typographical error).....</li> </ul>	12
<ul style="list-style-type: none"> <li>已添加 clarity to <i>Loop Compensation</i> section.....</li> </ul>	13
<ul style="list-style-type: none"> <li>已更改 <math>V_{IN(UVLO)}</math> 到 <math>V_{IN(min)}</math> in two places (corrected typographic errors).....</li> </ul>	13
<ul style="list-style-type: none"> <li>已更改 corrected 公式 46.....</li> </ul>	20
<ul style="list-style-type: none"> <li>已更改 corrected reference designator values in 图 15.....</li> </ul>	20
<ul style="list-style-type: none"> <li>已更改 corrected 公式 56.....</li> </ul>	22
<ul style="list-style-type: none"> <li>已更改 corrected 公式 67.....</li> </ul>	23
<ul style="list-style-type: none"> <li>已更改 corrected 公式 69.....</li> </ul>	23

## 5 Pin Configuration and Functions



- For more information on the PWP package, refer to the application report, PowerPAD™ Thermally Enhanced Package ([SLMA002](#)).
- PowerPAD™ heat slug must be connected to SGND (pin 5) or electrically isolated from all other pins.

### Pin Functions

PIN NAME	NO.	I/O	DESCRIPTION
BOOST	14	O	Gate drive voltage for the high side N-channel MOSFET. The BOOST voltage is 9 V greater than the SW voltage. A 0.1- $\mu$ F ceramic capacitor should be connected from this pin to the drain of the lower MOSFET.
BP5	3	O	5-V reference. This pin should be bypassed to ground with a 0.1- $\mu$ F ceramic capacitor. This pin may be used with an external DC load of 1 mA or less.
BP10	11	O	10-V reference used for gate drive of the N-channel synchronous rectifier. This pin should be bypassed by a 1- $\mu$ F ceramic capacitor. This pin may be used with an external DC load of 1 mA or less.
COMP	8	O	Output of the error amplifier, input to the PWM comparator. A feedback network is connected from this pin to the VFB pin to compensate the overall loop. The comp pin is internally clamped above the peak of the ramp to improve large signal transient response.
HDRV	13	O	Floating gate drive for the high-side N-channel MOSFET. This pin switches from BOOST (MOSFET on) to SW (MOSFET off).
ILIM	16	I	Current limit pin, used to set the overcurrent threshold. An internal current sink from this pin to ground sets a voltage drop across an external resistor connected from this pin to VCC. The voltage on this pin is compared to the voltage drop ( $V_{IN} - SW$ ) across the high-side MOSFET during conduction.
KFF	1	I	A resistor is connected from this pin to VIN to program the amount of voltage feed-forward and UVLO level. The current fed into this pin is internally divided and used to control the slope of the PWM ramp.
LDRV	10	O	Gate drive for the N-channel synchronous rectifier. This pin switches from BP10 (MOSFET on) to ground (MOSFET off).
PGND	9		Power ground reference for the device. There should be a low-impedance path from this pin to the source(s) of the lower MOSFET(s).
RT	2	I	A resistor is connected from this pin to ground to set the internal oscillator and switching frequency.
SGND	5		Signal ground reference for the device.
SS/SD	6	I	Soft-start programming and shutdown pin. A capacitor connected from this pin to ground programs the soft-start time. The capacitor is charged with an internal current source of 2.3 $\mu$ A. The resulting voltage ramp on the SS/SD pin is used as a second non-inverting input to the error amplifier. The output voltage begins to rise when $V_{SS/SD}$ is approximately 0.85 V. The output continues to rise and reaches regulation when $V_{SS/SD}$ is approximately 1.55 V. The controller is considered shut down when $V_{SS/SD}$ is 125 mV or less. The internal circuitry is enabled when $V_{SS/SD}$ is 210 mV or greater. When $V_{SS/SD}$ is less than approximately 0.85 V, the outputs cease switching and the output voltage ( $V_O$ ) decays while the internal circuitry remains active.
SW	12	I	This pin is connected to the switched node of the converter and used for overcurrent sensing. The TPS40054 also uses this pin for zero current sensing.
SYNC	4	I	Synchronization input for the device. This pin can be used to synchronize the oscillator to an external master frequency. If synchronization is not used, connect this pin to SGND.
VFB	7	I	Inverting input to the error amplifier. In normal operation the voltage on this pin is equal to the internal reference voltage, 0.7 V.
VIN	15	I	Supply voltage for the device.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage			
	VFB, SS/SD, SYNC	-0.3	6	
	VIN, SW	-0.3	45	
	SW, transient < 50 ns		-2.5	
	SW, transient < 50 ns, V <sub>VIN</sub> < 14 V		-5.0	
V <sub>O</sub>	Output voltage			
	KFF, with I <sub>IN(max)</sub> = -5 mA	-0.3	11	
I <sub>O</sub>	Output current			
	COMP, RT, SS/SD	-0.3	6	
T <sub>J</sub>	Maximum junction temperature <sup>(2)</sup>		150	°C
	Operating junction temperature	-40	125	
T <sub>stg</sub>	Storage temperature range	-55	150	°C

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Device may shut down at junction temperatures below 150°C.

### 6.2 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	8	40	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

### 6.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS4005x	UNIT
		HTSSOP	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	38.3	°C/W
R <sub>θJctop</sub>	Junction-to-case (top) thermal resistance	28	
R <sub>θJB</sub>	Junction-to-board thermal resistance	9	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.9	
R <sub>θJcbot</sub>	Junction-to-case (bottom) thermal resistance	2.9	

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.4 Electrical Characteristics

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{IN} = 24\text{ V}_{dc}$ ,  $R_T = 90.9\text{ k}\Omega$ ,  $I_{KFF} = 150\text{ }\mu\text{A}$ ,  $f_{SW} = 500\text{ kHz}$ , all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT SUPPLY</b>						
$V_{IN}$	Input voltage range, $V_{IN}$		8		40	V
<b>OPERATING CURRENT</b>						
$I_{DD}$	Quiescent current	Output drivers not switching, $V_{FB} \geq 0.75\text{ V}$		1.5	3.0	mA
<b>BP5</b>						
$V_{BP5}$	Output voltage	$I_O \leq 1\text{ mA}$	4.7	5	5.2	V
<b>OSCILLATOR/RAMP GENERATOR</b>						
$f_{OSC}$	Accuracy	$8\text{ V} \leq V_{IN} \leq 40\text{ V}$	470	520	570	kHz
$V_{RAMP}$	PWM ramp voltage <sup>(1)</sup>	$V_{PEAK} - V_{VAL}$		2		V
$V_{IH}$	High-level input voltage, SYNC		2			V
$V_{IL}$	Low-level input voltage, SYNC				0.8	V
$I_{SYNC}$	Input current, SYNC			5	10	$\mu\text{A}$
	Pulse width, SYNC		50			ns
$V_{RT}$	RT voltage		2.38	2.5	2.58	V
$D_{MAX}$	Maximum duty cycle	$V_{FB} = 0\text{ V}$ , $f_{SW} \leq 500\text{ kHz}$	85%		94%	
		$V_{FB} = 0\text{ V}$ , $500\text{ kHz} \leq f_{SW} \leq 1\text{ MHz}$ <sup>(1)</sup>	80%			
	Minimum duty cycle	$V_{FB} \geq 0.75\text{ V}$			0%	
$V_{KFF}$	Feed-forward voltage		3.35	3.48	3.65	V
$I_{KFF}$	Feed-forward current operating range <sup>(1) (2)</sup>		20		1100	$\mu\text{A}$
<b>SOFT-START</b>						
$I_{SS/SD}$	Soft-start source current		1.65	2.35	2.95	$\mu\text{A}$
$V_{SS/SD}$	Soft-start clamp voltage			3.7		V
$t_{DSCH}$	Discharge time	$C_{SS/SD} = 220\text{ pF}$	1.6	2.2	2.8	$\mu\text{s}$
$t_{SS/SD}$	Soft-start time	$C_{SS/SD} = 220\text{ pF}$ , $0\text{ V} \leq V_{SS/SD} \leq 1.6\text{ V}$	115	150	215	
<b>BP10</b>						
$V_{BP10}$	Output voltage	$I_O \leq 1\text{ mA}$	9.0	9.6	10.3	V
<b>ERROR AMPLIFIER</b>						
$V_{FB}$	Feedback input voltage	$8\text{ V} \leq V_{IN} \leq 40\text{ V}$ , $T_A = 25^\circ\text{C}$	0.698	0.7	0.704	V
		$8\text{ V} \leq V_{IN} \leq 40\text{ V}$ , $0^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	0.693	0.7	0.707	
		$8\text{ V} \leq V_{IN} \leq 40\text{ V}$ , $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	0.693	0.7	0.715	
$G_{BW}$	Gain bandwidth <sup>(1)</sup>		3.0	5		MHz
$A_{VOL}$	Open loop gain		60	80		dB
$I_{OH}$	High-level output source current		2.0	4		mA
$I_{OL}$	Low-level output sink current		2.0	4		
$V_{OH}$	High-level output voltage	$I_{SOURCE} = 500\text{ }\mu\text{A}$	3.2	3.5		V
$V_{OL}$	Low-level output voltage	$I_{SINK} = 500\text{ }\mu\text{A}$		0.2	0.35	
$I_{BIAS}$	Input bias current	$V_{FB} = 0.7\text{ V}$		100	200	nA

(1) Ensured by design. Not production tested.

(2)  $I_{KFF}$  increases with SYNC frequency, maximum duty cycle decreases with  $I_{KFF}$ .

**Electrical Characteristics (接下页)**

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{IN} = 24 V_{dc}$ ,  $R_T = 90.9 k\Omega$ ,  $I_{KFF} = 150 \mu\text{A}$ ,  $f_{SW} = 500 \text{ kHz}$ , all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>CURRENT LIMIT</b>						
$I_{SINK}$	Current limit sink current		8.5	10	11.5	$\mu\text{A}$
	Propagation delay to output	$V_{ILIM} = 23.7 \text{ V}$ , $V_{SW} = (V_{ILIM} - 0.5 \text{ V})$		300		ns
		$V_{ILIM} = 23.7 \text{ V}$ , $V_{SW} = (V_{ILIM} - 2 \text{ V})$		200		
$t_{ON}$	Switch leading-edge blanking pulse time <sup>(1)</sup>		100			
$t_{OFF}$	Off time during a fault (soft-start cycle time)			7		cycles
$V_{OS}$	Offset voltage SW vs. ILIM	$T_A = 25^\circ\text{C}$	-90	-70	-50	mV
		$V_{ILIM} = 23.6 \text{ V}$ , $0^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	-120		-38	
		$V_{ILIM} = 23.6 \text{ V}$ , $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	-120		-20	
<b>OUTPUT DRIVER</b>						
$t_{LRISE}$	Low-side driver rise time	$C_{LOAD} = 2200 \text{ pF}$		48	96	ns
$t_{LFALL}$	Low-side driver fall time			24	48	
$t_{HRISE}$	High-side driver rise time	$C_{LOAD} = 2200 \text{ pF (HDRV - SW)}$		48	96	ns
$t_{HFALL}$	High-side driver fall time			36	72	
$V_{OH}$	High-level output voltage, HDRV	$I_{HDRV} = -0.1 \text{ A (HDRV - SW)}$	$V_{BOOST} - 1.5 \text{ V}$	$V_{BOOST} - 1 \text{ V}$		V
$V_{OL}$	Low-level output voltage, HDRV	$I_{HDRV} = 0.1 \text{ A (HDRV - SW)}$			0.75	
$V_{OH}$	High-level output voltage, LDRV	$I_{LDRV} = -0.1 \text{ A}$	$V_{BP10} - 1.4 \text{ V}$	$V_{BP10} - 1 \text{ V}$		
$V_{OL}$	Low-level output voltage, LDRV	$I_{LDRV} = 0.1 \text{ A}$			0.5	
	Minimum controllable pulse width			100	150	ns
<b>SS/SD SHUTDOWN</b>						
$V_{SD}$	Shutdown threshold voltage	Outputs off	90	125	160	mV
$V_{EN}$	Device active threshold voltage		190	210	245	
<b>BOOST REGULATOR</b>						
$V_{BOOST}$	Output voltage	$V_{IN} = 24.0 \text{ V}$	31.2	32.2	33.5	V
<b>RECTIFIER ZERO CURRENT COMPARATOR (TPS40054 ONLY)</b>						
$V_{SW}$	Switch voltage	LDRV output OFF	-10	-5	0	mV
<b>SW NODE</b>						
$I_{LEAK}$	Leakage current <sup>(1)</sup> (out of pin)				25	$\mu\text{A}$
<b>THERMAL SHUTDOWN</b>						
$T_{SD}$	Shutdown temperature <sup>(1)</sup>			165		$^\circ\text{C}$
	Hysteresis <sup>(1)</sup>			20		
<b>UVLO</b>						
$V_{UVLO}$	KFF programmable threshold voltage	$R_{KFF} = 28.7 k\Omega$	6.95	7.5	7.95	V
$V_{DD}$	UVLO, fixed		7.2	7.5	7.9	
$V_{DD}$	UVLO, hysteresis			0.46		

### 6.5 Typical Characteristics




图 1. Switching Frequency vs. Timing Resistance




图 2. Feed-Forward Impedance vs. Switching Frequency




图 3. Undervoltage Lockout Threshold vs Hysteresis




图 4. Input Voltage vs BP5 Voltage





图 5. Input Voltage vs BP10 Voltage

## 7 Detailed Description

### 7.1 Overview

The TPS4005x family of synchronous buck controllers are designed to operate over a wide range of input voltages (8 V to 40 V). These devices offer a variety of user programmable functions such as operating frequency, soft-start, voltage feed-forward, high-side current limit, and external loop compensation.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Setting the Switching Frequency (Programming the Clock Oscillator)

The TPS4005x has independent clock oscillator and ramp generator circuits. The clock oscillator serves as the master clock to the ramp generator circuit. The switching frequency,  $f_{SW}$  in kHz, of the clock oscillator is set by a single resistor ( $R_T$ ) to ground. The clock frequency is related to  $R_T$ , in k $\Omega$  by [公式 1](#) and the relationship is charted in [图 1](#).

$$R_T = \left( \frac{1}{f_{SW} \times 17.82 \times 10^{-6}} - 17 \right) \text{ k}\Omega \quad (1)$$

#### 7.3.2 Programming The Ramp Generator Circuit

The ramp generator circuit provides the actual ramp used by the PWM comparator. The ramp generator provides voltage feed-forward control by varying the PWM ramp slope with line voltage, while maintaining a constant ramp magnitude. Varying the PWM ramp directly with line voltage provides excellent response to line variations because the PWM does not have to wait for loop delays before changing the duty cycle (see [图 6](#)).



## Feature Description (接下页)




图 6. Voltage Feed-Forward Effect On Pwm Duty Cycle

The PWM ramp must be faster than the master clock frequency or the PWM is prevented from starting. The PWM ramp time is programmed via a single resistor ( $R_{KFF}$ ) pulled up to  $V_{IN}$ .  $R_{KFF}$  is related to  $R_T$ , and the minimum input voltage,  $V_{IN(min)}$  through the following:

$$R_{KFF} = (V_{IN(min)} - V_{KFF}) \times (58.14 \times R_T + 1340) \Omega$$

where

- $V_{IN(min)}$  is the ensured minimum startup voltage (the actual startup voltage is nominally about 10% lower at 25°C).  $V_{IN(min)}$  should be programmed equal to or greater than 8.0 V to ensure start-up and shutdown through the programmed UVLO through KFF pin.
- $R_T$  is the timing resistance in kΩ
- $V_{KFF}$  is the voltage at the KFF pin (typical value is 3.48 V)

(2)

The curve showing the  $R_{KFF}$  required for a given switching frequency,  $f_{SW}$ , and  $V_{UVLO}$  is shown in 图 2.

For low-input voltage and high duty-cycle applications, the voltage feed-forward may limit the duty cycle prematurely. This does not occur for most applications. The voltage control loop controls the duty cycle and regulates the output voltage. For more information on large duty cycle operation, refer to Application Note (SLUA310), *Effect of Programmable UVLO on Maximum Duty Cycle*.


### 7.3.3 UVLO Operation

The TPS4005x uses variable (user-programmable) UVLO protection. See the [Programming the Ramp Generator](#) section for more information on setting the UVLO voltage. The UVLO circuit holds the soft-start low until the input voltage exceeds the user-programmable undervoltage threshold.

The TPS4005x uses the feed-forward pin, KFF, as a user-programmable low-line UVLO detection. This variable low-line UVLO threshold compares the PWM ramp duration to the oscillator clock period. An undervoltage condition exists if the TPS4005x receives a clock pulse before the ramp has reached 90% of its full amplitude. The ramp duration is a function of the ramp slope, which is directly related to the current into the KFF pin. The KFF current is a function of the input voltage and the resistance from KFF to the input voltage. The KFF resistor can be referenced to the oscillator frequency as described in 公式 2.

The programmable UVLO function uses a 3-bit counter to prevent spurious shut-downs or turn-ons due to spikes or fast line transients. When the counter reaches a total of seven counts in which the ramp duration is shorter than the clock cycle, a powergood signal is asserted and a soft-start initiated, and the upper and lower MOSFETS are turned off.

Once the soft-start is initiated, the UVLO circuit must see a total count of seven cycles in which the ramp duration is longer than the clock cycle before an undervoltage condition is declared (see 图 7).

**Feature Description (接下页)**

**图 7. Undervoltage Lockout Operation**

The tolerance on the UVLO set point also affects the maximum duty cycle achievable. If the UVLO starts the device at 10% below the nominal startup voltage, the maximum duty cycle is reduced approximately 10% at the nominal startup voltage.

The impedance of the input voltage can cause the input voltage, at the controller, to sag when the converter starts to operate and draw current from the input source. Therefore, there is voltage hysteresis that prevents nuisance shutdowns at the UVLO point. With  $R_T$  chosen to select the operating frequency and  $R_{KFF}$  chosen to select the startup voltage, the approximate amount of hysteresis voltage is shown in 图 3.

Some applications may require an additional circuit to prevent false restarts at the UVLO voltage level. This applies to applications which have high impedance on the input voltage line or which have excessive ringing on the  $V_{IN}$  line. The input voltage impedance can cause the input voltage to sag enough at startup to cause a UVLO shutdown and subsequent restart. Excessive ringing can also affect the voltage seen by the device and cause a UVLO shutdown and restart. A simple external circuit provides a selectable amount of hysteresis to prevent the nuisance UVLO shutdown.

Assuming a hysteresis current of 10%  $I_{KFF}$ , and the peak detector charges to 8 V and  $V_{IN(min)} = 10$  V, the value of  $R_A$  is calculated by 公式 3 using a  $R_{KFF} = 71.5$  k $\Omega$ .

$$R_A = \frac{R_{KFF} \times (8 - 3.48)}{0.1 \times (V_{IN(min)} - 3.48)} = 495 \text{ k}\Omega = 499 \text{ k}\Omega \quad (3)$$

$C_A$  is chosen to maintain the peak voltage between switching cycles to keep the capacitor charge from drooping 0.1 V (from 8 V to 7.9 V).

$$C_A = \frac{(8 - 3.48)}{(R_A \times 7.9 \times f_{SW})} \quad (4)$$

The value of  $C_A$  may calculate to less than 10 pF, but some standard value up to 47 pF works adequately. The diode can be a small-signal switching diode or Schottky rated for more than 20 V. 图 8 shows a typical implementation using a small switching diode.

The tolerance on the UVLO set point also affects the maximum duty cycle achievable. If the UVLO starts the device at 10% below the nominal startup voltage, the maximum duty cycle is reduced approximately 10% at the nominal startup voltage.

## Feature Description (接下页)




图 8. Hysteresis for Programmable UVLO

### 7.3.4 BP5 and BP10 Internal Voltage Regulators

Startup characteristics of the BP5 and BP10 regulators over different temperature ranges are shown in 图 4 and 图 5. Slight variations in the BP5 occurs dependent upon the switching frequency. Variation in the BP10 regulation characteristics is also based on the load presented by switching the external MOSFETs.

### 7.3.5 Programming Soft-Start

The TPS4005x uses a closed-loop soft-start system to ensure a controlled ramp of the output during startup. The reference voltage used for the startup is derived in the following manner. A capacitor ( $C_{SS/SD}$ ) is connected to the SS/SD pin. There is a ramped voltage generated at this pin by charging  $C_{SS/SD}$  with a current source. A value of 0.85 V is subtracted from the voltage at the SS/SSD pin and is applied to a non-inverting input of the error amplifier. This is the effective soft-start ramp voltage,  $V_{SSRMP}$ . The error amplifier also has the 0.7-V reference ( $V_{FB}$ ) voltage applied to a non-inverting input. The structure of the error amplifier input stage is such that the lower of  $V_{FB}$  or  $V_{SSRMP}$  becomes the dominant voltage that the error amplifier uses to regulate the FB pin. This provides a clean, closed-loop startup while  $V_{SSRMP}$  is lower than  $V_{FB}$  and a precision reference regulated supply as  $V_{SSRMP}$  climbs above  $V_{FB}$ . To ensure a controlled ramp-up of the output voltage, the soft-start time should be greater than the L-C<sub>O</sub> time constant as described in 公式 5.

$$t_{START} \geq 2\pi \times \sqrt{L \times C_O} \quad (\text{seconds})$$

where

- $t_{START}$  is the startup ramp time in s (5)

There is a direct correlation between  $t_{START}$  and the input current required during startup. The faster  $t_{START}$ , the higher the input current required during startup. This relationship is described in more detail in the section titled, *Programming the Current Limit* which follows. The soft-start capacitance,  $C_{SS/SD}$ , is described in 公式 6.

For applications in which the  $V_{IN}$  supply ramps up slowly (typically between 50 ms and 100 ms), it may be necessary to increase the soft-start time to between approximately 2 ms and 5 ms to prevent nuisance UVLO tripping. The soft-start time should be longer than the time that the  $V_{IN}$  supply transitions between 6 V and 7 V.

$$C_{SS/SD} = \left( \frac{I_{SS/SD}}{V_{FB}} \right) \times t_{START} \quad (\text{F})$$

where

- $I_{SS/SD}$  is the soft-start charge current (typical value is 2.35  $\mu\text{A}$ )
- $V_{FB}$  is the feedback reference voltage (typical value is 0.7 V) (6)

## Feature Description (接下页)

### 7.3.6 Programming Current Limit

The TPS4005x uses a two-tier approach for overcurrent protection. The first tier is a pulse-by-pulse protection scheme. Current limit is implemented on the high-side MOSFET by sensing the voltage drop across the MOSFET when the gate is driven high. The MOSFET voltage is compared to the voltage dropped across a resistor connected from VIN pin to the ILIM pin when driven by a constant current sink. If the voltage drop across the MOSFET exceeds the voltage drop across the ILIM resistor, the switching pulse is immediately terminated. The MOSFET remains off until the next switching cycle is initiated.

The second tier consists of a fault counter. The fault counter is incremented on an overcurrent pulse and decremented on a clock cycle without an overcurrent pulse. When the counter reaches 7, a restart is issued and seven soft-start cycles are initiated. Both the upper and lower MOSFETs are turned off during this period. The counter is decremented on each soft-start cycle. When the counter is decremented to zero, the PWM is re-enabled. If the fault has been removed the output starts up normally. If the output is still present the counter counts seven overcurrent pulses and re-enters the second-tier fault mode. See 图 9 for typical overcurrent protection waveforms.

The minimum current limit setpoint ( $I_{ILIM}$ ) is calculated in 公式 7.

$$I_{ILIM} = \left( \frac{C_O \times V_O}{t_{START}} \right) + I_{LOAD} \text{ (A)}$$

where

- $I_{LOAD}$  is the load current at startup

(7)




图 9. Typical Current Limit Protection Waveforms

The current limit programming resistor ( $R_{ILIM}$ ) is calculated using 公式 8. Care must be taken in choosing the values used for  $V_{OS}$  and  $I_{SINK}$  in the equation. To ensure the output current at the overcurrent level, the minimum value of  $I_{SINK}$  and the maximum value of  $V_{OS}$  must be used. The main purpose is hard fault protection of the power switches.

$$R_{ILIM} = \frac{I_{OC} \times R_{DS(on)[max]} + V_{OS}}{1.12 \times I_{SINK}} + \frac{42.86 \times 10^{-3}}{I_{SINK}} \text{ (}\Omega\text{)}$$

where

- $I_{SINK}$  is the current into the ILIM pin and is 8.5  $\mu$ A, minimum
- $I_{OC}$  is the overcurrent setpoint which is the DC output current plus one-half of the peak inductor current
- $V_{OS}$  is the overcurrent comparator offset and is -20 mV, maximum

(8)

## Feature Description (接下页)

### 7.3.7 Synchronizing to an External Supply

The TPS4005x can be synchronized to an external clock through the SYNC pin. Synchronization occurs on the falling edge of the SYNC signal. The synchronization frequency should be in the range of 20% to 30% higher than its programmed free-run frequency. The clock frequency at the SYNC pin replaces the master clock generated by the oscillator circuit. Pulling the SYNC pin low programs the TPS4005x to freely run at the frequency programmed by  $R_T$ .

The higher synchronization must be factored in when programming the PWM ramp generator circuit. If the PWM ramp is interrupted by the SYNC pulse, a UVLO condition is declared and the PWM becomes disabled. Typically this is of concern under low-line conditions only. In any case,  $R_{KFF}$  needs to be adjusted for the higher switching frequency. In order to specify the correct value for  $R_{KFF}$  at the synchronizing frequency, calculate a *dummy* value for  $R_T$  that would cause the oscillator to run at the synchronizing frequency. Do not use this value of  $R_T$  in the design.

$$R_{T(\text{dummy})} = \left( \frac{1}{f_{\text{SYNC}} \times 17.82 \times 10^{-6}} - 17 \right) (\text{k}\Omega)$$

where

- $f_{\text{SYNC}}$  is the synchronizing frequency in kHz (9)

Use the value of  $R_{T(\text{dummy})}$  to calculate the value for  $R_{KFF}$ .

$$R_{KFF} = \left( V_{\text{IN}(\text{min})} - V_{\text{KFF}} \right) \times \left( 58.14 \times R_{T(\text{dummy})} + 1340 \right) \Omega$$

where

- $R_{T(\text{dummy})}$  is in  $\text{k}\Omega$  (10)

This value of  $R_{KFF}$  ensures that UVLO is not engaged when operating at the synchronization frequency.

### 7.3.8 Loop Compensation

Voltage-mode buck-type converters are typically compensated using Type III networks. Since the TPS4005x uses voltage feedforward control, the gain of the PWM modulator with voltage feedforward circuit must be included. The generic modulator gain is described in [图 10](#). Duty cycle,  $D$ , varies from 0 to 1 as the control voltage,  $V_C$ , varies from the minimum ramp voltage to the maximum ramp voltage,  $V_S$ . Also, for a synchronous buck converter,  $D = V_O / V_{\text{IN}}$ . To get the control voltage to output voltage modulator gain in terms of the input voltage and ramp voltage,

$$D = \frac{V_O}{V_{\text{IN}}} = \frac{V_C}{V_S} \quad \text{or} \quad \frac{V_O}{V_C} = \frac{V_{\text{IN}}}{V_S}$$
(11)

With the voltage feedforward function, the ramp slope is proportional to the input voltage. Therefore the modulator DC gain is independent to the change of input voltage.

For the TPS4005x, with  $V_{\text{IN}(\text{min})}$  being the minimum input voltage required to cause the ramp excursion to reach the maximum ramp amplitude of  $V_{\text{RAMP}}$ , the modulator dc gain is shown in [公式 12](#).

$$A_{\text{MOD}} = \left( \frac{V_{\text{IN}(\text{min})}}{V_{\text{RAMP}}} \right) \quad \text{or} \quad A_{\text{MOD}(\text{dB})} = 20 \times \log \left( \frac{V_{\text{IN}(\text{min})}}{V_{\text{RAMP}}} \right)$$
(12)

For a buck converter using voltage mode control there is a double pole due to the output  $L$ - $C_O$ . The double pole is located at the frequency calculated in [公式 13](#).

$$f_{\text{LC}} = \frac{1}{2\pi \times \sqrt{L \times C_O}} \quad (\text{Hertz})$$
(13)

There is also a zero created by the output capacitance,  $C_O$ , and its associated ESR. The ESR zero is located at the frequency calculated in [公式 14](#).

**Feature Description (接下页)**

$$f_z = \frac{1}{2\pi \times \text{ESR} \times C_O} \quad (\text{Hertz}) \quad (14)$$

Calculate the value of  $R_{\text{BIAS}}$  to set the output voltage,  $V_O$ .

$$R_{\text{BIAS}} = \frac{0.7 \times R1}{V_O - 0.7} \quad \Omega \quad (15)$$

The maximum crossover frequency (0 dB loop gain) is set by 公式 16.

$$f_C = \frac{f_{\text{SW}}}{4} \quad (\text{Hertz}) \quad (16)$$

Typically,  $f_C$  is selected to be close to the midpoint between the L- $C_O$  double pole and the ESR zero. At this frequency, the control to output gain has a  $-2$  slope ( $-40$  dB/decade), while the Type III topology has a  $+1$  slope ( $20$  dB/decade), resulting in an overall closed loop  $-1$  slope ( $-20$  dB/decade). 图 11 shows the modulator gain, L-C filter, output capacitor ESR zero, and the resulting response to be compensated.




图 10. PWM Modulator Relationships




图 11. Modulator Gain vs Switching Frequency

A Type III topology, shown in 图 12, has two zero-pole pairs in addition to a pole at the origin. The gain and phase boost of a Type III topology is shown in 图 13. The two zeros are used to compensate the L- $C_O$  double pole and provide phase boost. The double pole is used to compensate for the ESR zero and provide controlled gain roll-off. In many cases the second pole can be eliminated and the amplifier's gain roll-off used to roll-off the overall gain at higher frequencies.

## Feature Description (接下页)




图 12. Type III Compensation Configuration




图 13. Type III Compensation Gain and Phase

The poles and zeros for a Type III network are described in 公式 17 through 公式 20.

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C1} \text{ (Hz)} \quad (17)$$

$$f_{Z2} = \frac{1}{2\pi \times R1 \times C3} \text{ (Hz)} \quad (18)$$

$$f_{P1} = \frac{1}{2\pi \times R2 \times C2} \text{ (Hz)} \quad (19)$$

$$f_{P2} = \frac{1}{2\pi \times R3 \times C3} \text{ (Hz)} \quad (20)$$

The value of R1 is somewhat arbitrary, but influences other component values. A value between 50 kΩ and 100 kΩ usually yields reasonable values.

The unity gain frequency is described in 公式 21.

$$f_C = \frac{1}{2\pi \times R1 \times C2 \times G} \text{ (Hertz)}$$

where

- G is the reciprocal of the modulator gain at  $f_C$  (21)

The modulator gain as a function of frequency at  $f_C$ , is described in 公式 22.

$$A_{MOD}(f) = A_{MOD} \times \left( \frac{f_{LC}}{f_C} \right)^2 \text{ and } G = \frac{1}{A_{MOD}(f)} \quad (22)$$

Care must be taken not to load down the output of the error amplifier with the feedback resistor, R2, that is too small. The error amplifier has a finite output source and sink current which must be considered when sizing R2. A value that is too small does not allow the output to swing over its full range.

$$R2_{(MIN)} = \frac{V_{C(max)}}{I_{SOURCE(min)}} = \frac{3.5 \text{ V}}{2 \text{ mA}} = 1750 \ \Omega \quad (23)$$

## 7.4 Device Functional Modes

The TPS40057 is safe for prebiased outputs, not turning on the synchronous rectifier until the high-side FET has already started switching. The TPS40054 operates in one quadrant and sources output current only, allowing for paralleling of converters and ensures that one converter does not sink current from another converter. This controller also emulates a non-synchronous buck converter at light loads where the inductor current goes discontinuous. At continuous output inductor currents the controller operates as a synchronous buck converter to optimize efficiency. The TPS40055 operates in two quadrants, sourcing and sinking output current.

## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS4005x family of synchronous buck controllers are designed to operate over a wide range of input voltages (8 V to 40 V). These devices are used to convert a higher DC input voltage to a lower DC output voltage for a variety of applications. Use the following design procedure to select key component values for this family of devices.

#### 8.1.1 Selecting the Inductor Value

The inductor value determines the magnitude of ripple current in the output capacitors as well as the load current at which the converter enters discontinuous mode. Too large an inductance results in lower ripple current but is physically larger for the same load current. An inductance that is too small results in larger ripple currents and a greater number of (or more expensive output capacitors for) the same output ripple voltage requirement. A good compromise is to select the inductance value such that the converter does not enter discontinuous mode until the load approximated somewhere between 10% and 30% of the rated output. The inductance value is described in [公式 24](#).

$$L = \frac{(V_{IN} - V_O) \times V_O}{V_{IN} \times \Delta I \times f_{SW}} \quad (\text{Henries})$$

where

- $V_O$  is the output voltage
  - $\Delta I$  is the peak-to-peak inductor current
- (24)

#### 8.1.2 Calculating the Output Capacitance

The output capacitance depends on the output ripple voltage requirement, output ripple current, as well as any output voltage deviation requirement during a load transient.

The output ripple voltage is a function of both the output capacitance and capacitor ESR. The worst-case output ripple is described in [公式 25](#).

$$\Delta V = \Delta I \times \left( \text{ESR} + \left( \frac{1}{8 \times C_O \times f_{SW}} \right) \right)$$

where

- $C_O$  is the output capacitance
  - ESR is the equivalent series resistance of the output capacitance
- (25)

The output ripple voltage is typically between 90% and 95% due to the ESR component.

The output capacitance requirement typically increases in the presence of a load transient requirement. During a step load, the output capacitance must provide energy to the load (light to heavy load step) or absorb excess inductor energy (heavy to light load step) while maintaining the output voltage within acceptable limits. The amount of capacitance depends on the magnitude of the load step, the speed of the loop and the size of the inductor.



## Application Information (接下页)

Stepping the load from a heavy load to a light load results in an output overshoot. Excess energy stored in the inductor must be absorbed by the output capacitance. The energy stored in the inductor is described in 公式 26.

$$E_L = \frac{1}{2} \times L \times I^2 \quad (\text{Joules}) \quad (26)$$

where

$$I^2 = \left[ (I_{OH})^2 - (I_{OL})^2 \right] \quad (\text{Amperes})^2$$

- $I_{OH}$  is the output current under heavy load conditions
- $I_{OL}$  is the output current under light load conditions

(27)

Energy in the capacitor is described in 公式 28.

$$E_C = \frac{1}{2} \times C \times V^2 \quad (\text{Joules}) \quad (28)$$

where

$$V^2 = \left[ (V_f)^2 - (V_i)^2 \right] \quad (\text{Volts})^2$$

where

- $V_f$  is the final peak capacitor voltage
- $V_i$  is the initial capacitor voltage

(29)

Substituting 公式 27 into 公式 26, then substituting 公式 29 into 公式 28, then setting 公式 28 equal to 公式 26, and then solving for  $C_O$  yields the capacitance described in 公式 30.

$$C_O = \frac{L \times \left[ (I_{OH})^2 - (I_{OL})^2 \right]}{\left[ (V_f)^2 - (V_i)^2 \right]} \quad (\text{Farads}) \quad (30)$$

### 8.1.3 Calculating the Boost and BP10 Bypass Capacitor

The BOOST capacitance provides a local, low impedance source for the high-side driver. The BOOST capacitor should be a good quality, high-frequency capacitor. The size of the bypass capacitor depends on the total gate charge of the MOSFET and the amount of droop allowed on the bypass capacitor. The BOOST capacitance is described in 公式 31.

$$C_{BOOST} = \frac{Q_g}{\Delta V} \quad (\text{Farads}) \quad (31)$$

The 10-V reference pin, BP10V provides energy for both the synchronous MOSFET and the high-side MOSFET via the BOOST capacitor. Neglecting any efficiency penalty, the BP10V capacitance is described in 公式 32.

$$C_{BP10} = \frac{(Q_{gHS} + Q_{gSR})}{\Delta V} \quad (\text{Farads}) \quad (32)$$

### 8.1.4 DV-DT Induced Turn-On

MOSFETs are susceptible to  $dv/dt$  turn-on particularly in high-voltage ( $V_{DS}$ ) applications. The turn-on is caused by the capacitor divider that is formed by  $C_{GD}$  and  $C_{GS}$ . High  $dv/dt$  conditions and drain-to-source voltage, on the MOSFET causes current flow through  $C_{GD}$  and causes the gate-to-source voltage to rise. If the gate-to-source voltage rises above the MOSFET threshold voltage, the MOSFET turns on, resulting in large shoot-through currents. Therefore, the SR MOSFET should be chosen so that the  $Q_{GD}$  charge is smaller than the  $Q_{GS}$  charge.

## Application Information (接下页)

### 8.1.5 High-Side MOSFET Power Dissipation

The power dissipated in the external high-side MOSFET is comprised of conduction and switching losses. The conduction losses are a function of the  $I_{RMS}$  current through the MOSFET and the  $R_{DS(on)}$  of the MOSFET. The high-side MOSFET conduction losses are defined by 公式 33.

$$P_{COND} = (I_{RMS})^2 \times R_{DS(on)} \times (1 + TC_R \times [T_J - 25^\circ C]) \quad (\text{Watts})$$

where

- $TC_R$  is the temperature coefficient of the MOSFET  $R_{DS(on)}$  (33)

The  $TC_R$  varies depending on MOSFET technology and manufacturer, but typically ranges between 3500 ppm/°C and 7000 ppm/°C.

The  $I_{RMS}$  current for the high-side MOSFET is described in 公式 34.

$$I_{RMS} = I_{OUT} \times \sqrt{d} \quad (A_{RMS}) \quad (34)$$


The switching losses for the high-side MOSFET are described in 公式 35.

$$P_{SW(fsw)} = (V_{IN} \times I_{OUT} \times t_{SW}) \times f_{SW} \quad (\text{Watts})$$

where

- $I_O$  is the DC output current
- $t_{SW}$  is the switching rise time, typically < 20 ns
- $f_{SW}$  is the switching frequency (35)

Typical switching waveforms are shown in 图 14.



UDG-02139

图 14. Inductor Current and SW Node Waveforms

The maximum allowable power dissipation in the MOSFET is determined by 公式 36.

$$P_T = \frac{(T_J - T_A)}{\theta_{JA}} \quad (\text{Watts})$$

where

- $P_T = P_{COND} + P_{SW(fsw)}$  (W)
- $\theta_{JA}$  is the package thermal impedance (36)

## Application Information (接下页)

### 8.1.6 Synchronous Rectifier MOSFET Power Dissipation

The power dissipated in the synchronous rectifier MOSFET is comprised of three components:  $R_{DS(on)}$  conduction losses, body diode conduction losses, and reverse recovery losses.  $R_{DS(on)}$  conduction losses can be defined using [公式 31](#) and the RMS current through the synchronous rectifier MOSFET is described in [公式 37](#).

$$I_{RMS} = I_O \times \sqrt{1 - d} \quad (\text{Amperes}_{RMS}) \quad (37)$$

The body-diode conduction losses are due to forward conduction of the body diode during the anti-cross conduction delay time. The body diode conduction losses are described by [公式 38](#).

$$P_{DC} = 2 \times I_O \times V_F \times t_{DELAY} \times f_{SW} \quad (\text{Watts})$$

where

- $V_F$  is the body diode forward voltage
- $t_{DELAY}$  is the delay time just before the SW node rises

The 2-multiplier is used because the body diode conducts twice during each cycle (once on the rising edge and once on the falling edge). The reverse recovery losses are due to the time it takes for the body diode to recover from a forward bias to a reverse blocking state. The reverse recovery losses are described in [公式 39](#).

$$P_{RR} = 0.5 \times Q_{RR} \times V_{IN} \times f_{SW} \quad (\text{Watts})$$

where

- $Q_{RR}$  is the reverse recovery charge of the body diode

The  $Q_{RR}$  is not always described in a MOSFET data sheet, but may be obtained from the MOSFET vendor. The total synchronous rectifier MOSFET power dissipation is described in [公式 40](#).

$$P_{SR} = P_{DC} + P_{RR} + P_{COND} \quad (\text{Watts}) \quad (40)$$

### 8.1.7 TPS4005x Power Dissipation

The power dissipation in the TPS4005x is largely dependent on the MOSFET driver currents and the input voltage. The driver current is proportional to the total gate charge,  $Q_g$ , of the external MOSFETs. Driver power (neglecting external gate resistance, ( refer to *PowerPAD Thermally Enhanced Package* <sup>[2]</sup> ) can be calculated from [公式 41](#).

$$P_D = Q_g \times V_{DR} \times f_{SW} \quad (\text{Watts/driver}) \quad (41)$$

And the total power dissipation in the TPS4005x, assuming the same MOSFET is selected for both the high-side and synchronous rectifier, is described in [公式 42](#).

$$P_T = \left( \frac{2 \times P_D}{V_{DR}} + I_Q \right) \times V_{IN} \quad (\text{Watts}) \quad (42)$$

or

$$P_T = (2 \times Q_g \times f_{SW} + I_Q) \times V_{IN} \quad (\text{Watts})$$

where

- $I_Q$  is the quiescent operating current (neglecting drivers)

The maximum power capability of the PowerPAD package is dependent on the layout as well as air flow. The thermal impedance from junction to air, assuming 2 oz. copper trace and thermal pad with solder and no air flow,

$$\theta_{JA} = 36.515^\circ\text{C/W} \quad (44)$$

The maximum allowable package power dissipation is related to ambient temperature by [公式 45](#).

$$P_T = \frac{T_J - T_A}{\theta_{JA}} \quad (\text{Watts}) \quad (45)$$

## Application Information (接下页)

Substituting 公式 38 into 公式 43 and solving for  $f_{sw}$  yields the maximum operating frequency for the TPS4005x. The result is described in 公式 46.

$$f_{sw} = \left( \frac{\left( \frac{(T_J - T_A)}{\theta_{JA} \times V_{IN}} \right) - I_Q}{2 \times Q_g} \right) \text{ (Hz)} \tag{46}$$

## 8.2 Typical Application

图 15 shows component selection for the 10-V to 24-V to 3.3-V at 8 A dc-to-dc converter specified in the design example. For an 8-V input application, it may be necessary to add a Schottky diode from BP10 to BOOST to get sufficient gate drive for the upper MOSFET. As seen in 图 4, the BP10 output is about 6 V with the input at 8 V so the upper MOSFET gate drive may be less than 5 V.

A Schottky diode is shown connected across the synchronous rectifier MOSFET as an optional device that may be required if the layout causes excessive negative SW node voltage, greater than or equal to 2 V.

TPS40054-Q1, TPS40055-Q1, and TPS40057-Q1 automotive qualified versions TPS40055-EP Enhanced product 4.5 to 18V controller with power good TPS40195 4.5 to 18V controller with synchronization power good TPS40200 Wide input nonsynchronous DC-DC controller




图 15. 24-V to 3.3-V at 8-A DC-DC Converter Design Example

### 8.2.1 Design Requirements

- Input voltage: 10 Vdc to 24 Vdc
- Output voltage: 3.3 V  $\pm 2\%$  ( $3.234 \leq V_O \leq 3.366$ )
- Output current: 8 A (maximum, steady state), 10 A (surge, 10 ms duration, 10% duty cycle maximum)

## Typical Application (接下页)

- Output ripple: 33 mV<sub>PP</sub> at 8 A
- Output load response: 0.3 V ≥ 10% to 90% step load change, from 1 A to 7 A
- Operating temperature: -40°C to 85°C
- f<sub>SW</sub> = 300 kHz

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Calculate Maximum and Minimum Duty Cycles

$$D_{\text{MIN}} = \frac{V_{\text{O}(\text{min})}}{V_{\text{IN}(\text{max})}} = \frac{3.234}{24} = 0.135 \quad D_{\text{MAX}} = \frac{V_{\text{O}(\text{max})}}{V_{\text{IN}(\text{min})}} = \frac{3.366}{10} = 0.337 \quad (47)$$

#### 8.2.2.2 Select Switching Frequency

The switching frequency is based on the minimum duty cycle ratio and the propagation delay of the current limit comparator. In order to maintain current limit capability, the on time of the upper MOSFET, t<sub>ON</sub>, must be greater than 300 ns (see [Electrical Characteristics Table](#)). Therefore:

$$\left( \frac{V_{\text{O}(\text{min})}}{V_{\text{IN}(\text{max})}} \right) = \left( \frac{t_{\text{ON}}}{t_{\text{SW}}} \right) \quad \text{or} \quad \frac{1}{t_{\text{SW}}} = f_{\text{SW}} = \left( \frac{\left( \frac{V_{\text{O}(\text{min})}}{V_{\text{IN}(\text{max})}} \right)}{t_{\text{ON}}} \right) \quad (48)$$

Using 400 ns to provide margin,

$$f_{\text{SW}} = \frac{0.135}{400 \text{ ns}} = 337 \text{ kHz} \quad (49)$$

Since the oscillator can vary by 10%, decrease f<sub>SW</sub>, by 10%

$$f_{\text{SW}} = 0.9 \times 337 \text{ kHz} = 303 \text{ kHz}$$

and therefore choose a frequency of 300 kHz.

#### 8.2.2.3 Select Δi

In this case Δi is chosen so that the converter enters discontinuous mode at 20% of nominal load.

$$\Delta i = I_{\text{O}} \times 2 \times 0.2 = 8 \times 2 \times 0.2 = 3.2 \text{ A} \quad (50)$$

#### 8.2.2.4 Calculate the High-Side MOSFET Power Losses

Power losses in the high-side MOSFET (Si7860DP) at 24-V<sub>IN</sub> where switching losses dominate can be calculated from [公式 51](#).

$$I_{\text{RMS}} = I_{\text{O}} \times \sqrt{d} = 8 \times \sqrt{0.135} = 2.93 \text{ A} \quad (51)$$

Substituting [公式 34](#) into [公式 33](#) yields

$$P_{\text{COND}} = 2.93^2 \times 0.008 \times (1 + 0.007 \times (150 - 25)) = 0.129 \text{ W} \quad (52)$$

and from [公式 35](#), the switching losses can be determined.

$$P_{\text{SW}(f_{\text{SW}})} = (V_{\text{IN}} \times I_{\text{O}} \times t_{\text{SW}}) \times f_{\text{SW}} = 24 \text{ V} \times 8 \text{ A} \times 20 \text{ ns} \times 300 \text{ kHz} = 1.152 \text{ W} \quad (53)$$

The MOSFET junction temperature can be found by substituting [公式 52](#) and [公式 53](#) into [公式 36](#):

$$T_{\text{J}} = (P_{\text{COND}} + P_{\text{SW}}) \times \theta_{\text{JA}} + T_{\text{A}} = (0.129 + 1.152) \times 40 + 85 = 136^{\circ}\text{C} \quad (54)$$

## Typical Application (接下页)

### 8.2.2.5 Calculate Synchronous Rectifier Losses

The synchronous rectifier MOSFET has two loss components, conduction, and diode reverse recovery losses. The conduction losses are due to  $I_{RMS}$  losses as well as body diode conduction losses during the dead time associated with the anti-cross conduction delay.

The  $I_{RMS}$  current through the synchronous rectifier from [公式 37](#):

$$I_{RMS} = I_O \times \sqrt{1 - d} = 8 \times \sqrt{1 - 0.135} = 7.44 A_{RMS} \quad (55)$$

The synchronous MOSFET conduction loss from [公式 33](#) is:

$$P_{COND} = 7.44^2 \times 0.008 \times (1 + 0.007 \times (150 - 25)) = 0.83 W \quad (56)$$

The body diode conduction loss from [公式 38](#) is:

$$P_{DC} = 2 \times I_O \times V_{FD} \times t_{DELAY} \times f_{SW} = 2 \times 8.0 A \times 0.8 V \times 100 ns \times 300 kHz = 0.384 \quad (57)$$

The body diode reverse recovery loss from [公式 39](#) is:

$$P_{RR} = 0.5 \times Q_{RR} \times V_{IN} \times f_{SW} = 0.5 \times 30 nC \times 24 V \times 300 kHz = 0.108 W \quad (58)$$

The total power dissipated in the synchronous rectifier MOSFET from [公式 40](#) is:

$$P_{SR} = P_{RR} + P_{COND} + P_{DC} = 0.108 + 0.83 + 0.384 = 1.322 W \quad (59)$$

The junction temperature of the synchronous rectifier at 85°C is:

$$T_J = P_{SR} \times \theta_{JA} + T_A = (1.322) \times 40 + 85 = 139^\circ C \quad (60)$$

In typical applications, paralleling the synchronous rectifier MOSFET with a Schottky rectifier increases the overall converter efficiency by approximately 2% due to the lower power dissipation during the body diode conduction and reverse recovery periods.

### 8.2.2.6 Calculate the Inductor Value

The inductor value is calculated from [公式 24](#).

$$L = \frac{(24 - 3.3 V) \times 3.3 V}{24 V \times 3.2 A \times 300 kHz} = 2.96 \mu H \quad (61)$$

A 2.9- $\mu H$  Coev DXM1306-2R9 or 2.6- $\mu H$  Panasonic ETQ-P6F2R9LFA can be used.

### 8.2.2.7 Set the Switching Frequency

The clock frequency is set with a resistor ( $R_T$ ) from the RT pin to ground. The value of  $R_T$  can be found from [公式 1](#), with  $f_{SW}$  in kHz.

$$R_T = \left( \frac{1}{f_{SW} \times 17.82 \times 10^{-6}} - 17 \right) k\Omega = 170 k\Omega \quad \therefore \text{use } 169 k\Omega \quad (62)$$

### 8.2.2.8 Program the Ramp Generator Circuit

The PWM ramp is programmed through a resistor ( $R_{KFF}$ ) from the KFF pin to  $V_{IN}$ . The ramp generator also controls the input UVLO voltage. For an undervoltage level of 10 V,  $R_{KFF}$  can be calculated from [公式 2](#):

$$R_{KFF} = (V_{IN(min)} - 3.48) \times (58.14 \times R_T + 1340) = 72.8 k\Omega \quad \therefore \text{use } 71.5 k\Omega \quad (63)$$

### 8.2.2.9 Calculate the Output Capacitance ( $C_O$ )

In this example the output capacitance is determined by the load response requirement of  $\Delta V = 0.3 V$  for a 1-A to 8-A step load.  $C_O$  can be calculated using [公式 30](#):

**Typical Application (接下页)**

$$C_O = \frac{2.9 \mu \times \left( (8 \text{ A})^2 - (1 \text{ A})^2 \right)}{\left( (3.3)^2 - (3.0)^2 \right)} = 97 \mu\text{F} \quad (64)$$

Using 公式 25 calculate the ESR required to meet the output ripple requirements.

$$33 \text{ mV} = 3.2 \text{ A} \left( \text{ESR} + \left( \frac{1}{8 \times 97 \mu\text{F} \times 300 \text{ kHz}} \right) \right) \quad (65)$$

$$\text{ESR} = 10.3 \text{ m}\Omega - 4.3 \text{ m}\Omega = 6.0 \text{ m}\Omega \quad (66)$$

For this design example two Panasonic SP EEFUEOJ1B1R capacitors, (6.3 V, 180  $\mu\text{F}$ , 12 m $\Omega$ ) are used.

**8.2.2.10 Calculate the Soft-Start Capacitor ( $C_{SS/SD}$ )**

This design requires a soft-start time ( $t_{\text{START}}$ ) of 1 ms.  $C_{SS/SD}$  can be calculated using 公式 6:

$$C_{SS/SD} = \frac{2.35 \mu\text{A}}{0.7 \text{ V}} \times 1 \text{ ms} = 3.36 \text{ nF} \cong 3300 \text{ pF} \quad (67)$$

**8.2.2.11 Calculate the Current Limit Resistor ( $R_{ILIM}$ )**

The current limit set point depends on  $t_{\text{START}}$ ,  $V_O$ ,  $C_O$  and  $I_{\text{LOAD}}$  at startup as shown in 公式 7. For this design,

$$I_{\text{LIM}} > \frac{360 \mu\text{F} \times 3.3 \text{ V}}{1 \text{ ms}} + 8.0 \text{ A} = 9.2 \text{ A} \quad (68)$$

For this design, add  $I_{\text{LIM}}$  (9.2 A) to one-half the ripple current (1.6 A) and increase this value by 30% to allow for tolerances. This yields a overcurrent setpoint ( $I_{\text{OC}}$ ) of 14 A.  $R_{\text{DS(on)}}$  is increased 30% ( $1.3 \times 0.008$ ) to allow for MOSFET heating. Using 公式 8 to calculate  $R_{\text{ILIM}}$ .

$$R_{\text{ILIM}} = \frac{14 \times 0.0104 - 0.020}{1.12 \times 8.5 \times 10^{-6}} + \frac{42.86 \times 10^{-3}}{8.5 \times 10^{-6}} = 18.24 \text{ k}\Omega \cong 18.7 \text{ k}\Omega \quad (69)$$

**8.2.2.12 Calculate Loop Compensation Values**

Calculate the DC modulator gain ( $A_{\text{MOD}}$ ) from 公式 12:

$$A_{\text{MOD}} = \frac{10}{2} = 5.0 \quad A_{\text{MOD(dB)}} = 20 \times \log(5) = 14 \text{ dB} \quad (70)$$

Calculate the output filter L- $C_O$  poles and  $C_O$ ESR zeros from 公式 13 and 公式 14:

$$f_{\text{LC}} = \frac{1}{2\pi \sqrt{L \times C_O}} = \frac{1}{2\pi \sqrt{2.9 \mu\text{H} \times 360 \mu\text{F}}} = 4.93 \text{ kHz} \quad (71)$$

and

$$f_z = \frac{1}{2\pi \times \text{ESR} \times C_O} = \frac{1}{2\pi \times 0.006 \times 360 \mu\text{F}} = 73.7 \text{ kHz} \quad (72)$$

Select the close-loop 0 dB crossover frequency,  $f_c$ . For this example  $f_c = 20 \text{ kHz}$ .

Select the double zero location for the Type III compensation network at the output filter double pole at 4.93 kHz.

Select the double pole location for the Type III compensation network at the output capacitor ESR zero at 73.7 kHz.

The amplifier gain at the crossover frequency of 20 kHz is determined by the reciprocal of the modulator gain  $A_{\text{MOD}}$  at the crossover frequency from 公式 22:

$$A_{\text{MOD(f)}} = A_{\text{MOD}} \times \left( \frac{f_{\text{LC}}}{f_c} \right)^2 = 5 \times \left( \frac{4.93 \text{ kHz}}{20 \text{ kHz}} \right)^2 = 0.304 \quad (73)$$

## Typical Application (接下页)

And also from 公式 22:

$$G = \frac{1}{A_{\text{MOD}(f)}} = \frac{1}{0.304} = 3.29 \quad (74)$$

Choose  $R_1 = 100 \text{ k}\Omega$

The poles and zeros for a type III network are described in 公式 17 through 公式 21.

$$f_{Z2} = \frac{1}{2\pi \times R_1 \times C_3} \therefore C_3 = \frac{1}{2\pi \times 100 \text{ k}\Omega \times 4.93 \text{ kHz}} = 323 \text{ pF, choose } 330 \text{ pF} \quad (75)$$

$$f_{P2} = \frac{1}{2\pi \times R_3 \times C_3} \therefore R_3 = \frac{1}{2\pi \times 330 \text{ pF} \times 73.3 \text{ kHz}} = 6.55 \text{ k}\Omega, \text{ choose } 6.49 \text{ k}\Omega \quad (76)$$

$$f_C = \frac{1}{2\pi \times R_1 \times C_2 \times G} \therefore C_2 = \frac{1}{2\pi \times 100 \text{ k}\Omega \times 3.29 \times 20 \text{ kHz}} = 24.2 \text{ pF, choose } 22 \text{ pF} \quad (77)$$

$$f_{P1} = \frac{1}{2\pi \times R_2 \times C_2} \therefore R_2 = \frac{1}{2\pi \times 22 \text{ pF} \times 73.3 \text{ kHz}} = 98.2 \text{ k}\Omega, \text{ choose } 97.6 \text{ k}\Omega \quad (78)$$

$$f_{Z1} = \frac{1}{2\pi \times R_2 \times C_1} \therefore C_1 = \frac{1}{2\pi \times 97.6 \text{ k}\Omega \times 4.93 \text{ kHz}} = 331 \text{ pF, choose } 330 \text{ pF} \quad (79)$$

Calculate the value of  $R_{\text{BIAS}}$  from 公式 15 with  $R_1 = 100 \text{ k}\Omega$ .

$$R_{\text{BIAS}} = \frac{0.7 \text{ V} \times R_1}{V_O - 0.7 \text{ V}} = \frac{0.7 \text{ V} \times 100 \text{ k}\Omega}{3.3 \text{ V} - 0.7 \text{ V}} = 26.9 \text{ k}\Omega, \text{ choose } 26.7 \text{ k}\Omega \quad (80)$$

### 8.2.2.13 Calculate the Boost and BP10V Bypass Capacitance

The size of the bypass capacitor depends on the total gate charge of the MOSFET being used and the amount of droop allowed on the bypass capacitor. The BOOST capacitance for the Si7860DP, allowing for a 0.5 voltage droop on the BOOST pin from 公式 31 is:

$$C_{\text{BOOST}} = \frac{Q_g}{\Delta V} = \frac{18 \text{ nC}}{0.5 \text{ V}} = 36 \text{ nF} \quad (81)$$

and the BP10V capacitance from 公式 32 is

$$C_{\text{BP}(10\text{V})} = \frac{Q_{\text{gHS}} + Q_{\text{gSR}}}{\Delta V} = \frac{2 \times Q_g}{\Delta V} = \frac{36 \text{ nC}}{0.5 \text{ V}} = 72 \text{ nF} \quad (82)$$


For this application, a 0.1- $\mu\text{F}$  capacitor is used for the BOOST bypass capacitor and a 1.0- $\mu\text{F}$  capacitor is used for the BP10V bypass.



Typical Application (接下页)

8.2.3 Application Curves

The TPS40055EVM-001 application curves are shown in 图 16 to 图 20 for reference.



## 9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply between 8 V and 40 V. This supply must be well regulated. Proper bypassing of input supplies and internal regulators is critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the [Layout](#) section.

## 10 Layout

### 10.1 Layout Guidelines


The TPS4005x provides separate signal ground (SGND) and power ground (PGND) pins. It is important that circuit grounds are properly separated. Each ground should consist of a plane to minimize its impedance if possible. The high power *noisy* circuits such as the output, synchronous rectifier, MOSFET driver decoupling capacitor (BP10), and the input capacitor should be connected to PGND plane at the input capacitor.

Sensitive nodes such as the FB resistor divider,  $R_T$ , and ILIM should be connected to the SGND plane. The SGND plane should only make a single point connection to the PGND plane.

Component placement should ensure that bypass capacitors (BP10 and BP5) are located as close as possible to their respective power and ground pins. Also, sensitive circuits such as FB, RT and ILIM should not be located near high dv/dt nodes such as HDRV, LDRV, BOOST, and the switch node (SW).

### 10.2 Layout Example

The TPS40055EVM-001 layout is shown in [图 21](#) to [图 25](#) for reference.



**图 21. Top Side Component Assembly**

Layout Example (接下一页)




图 22. Top Side Copper






图 23. Internal Layer 1 Copper

**Layout Example (接下页)**



**图 24. Internal Layer 2 Copper**



**图 25. Bottom Layer Copper**

## 10.3 MOSFET Packaging

MOSFET package selection depends on MOSFET power dissipation and the projected operating conditions. In general, for a surface-mount applications, the DPAK style package provides the lowest thermal impedance ( $\theta_{JA}$ ) and, therefore, the highest power dissipation capability. However, the effectiveness of the DPAK depends on proper layout and thermal management. The  $\theta_{JA}$  specified in the MOSFET data sheet refers to a given copper area and thickness. In most cases, a lowest thermal impedance of 40°C/W requires one square inch of 2-ounce copper on a G-10/FR-4 board. Lower thermal impedances can be achieved at the expense of board area. Please refer to the selected MOSFET's data sheet for more information regarding proper mounting.

## 11 器件和文档支持

### 11.1 器件支持

下列器件的特性与 TPS40054/5/7 相似，可能作为目标器件使用。

表 1. 相关器件

器件	说明
TPS40055-EP	性能增强型 TPS40055。
TPS40054-Q1	TPS4005x 系列器件中符合汽车类要求的版本
TPS40057-Q1	
TPS40055-Q1	
TPS40192	具有同步电源正常指示功能的 4.5V 至 18V 控制器
TPS40193	
TPS40200	宽输入、非同步 DC-DC 控制器

### 11.2 文档支持

#### 11.2.1 相关文档

- Laszlo-Balogh 《高速 MOSFET 栅极驱动电路的设计和应用指南》，德州仪器 (TI)/Unitrode Corporation，电源设计研讨会，SEM-1400 主题 2。
- 德州仪器 (TI) 半导体部门技术摘要 《PowerPAD™ 散热增强型封装》（文献编号：[SLMA002](#)）

### 11.3 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，以及样片或购买的快速访问。

表 2. 相关链接

部件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS40054	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
TPS40055	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
TPS40057	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>

## 11.4 商标

PowerPAD is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

## 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>		
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>		
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>		
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区	<a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS40054PWP	NRND	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40054	
TPS40054PWPG4	NRND	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40054	
TPS40054PWPR	NRND	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40054	
TPS40054PWPRG4	NRND	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40054	
TPS40055PWP	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40055	<a href="#">Samples</a>
TPS40055PWPG4	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40055	<a href="#">Samples</a>
TPS40055PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40055	<a href="#">Samples</a>
TPS40055PWPRG4	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40055	<a href="#">Samples</a>
TPS40057PWP	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40057	<a href="#">Samples</a>
TPS40057PWPG4	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40057	<a href="#">Samples</a>
TPS40057PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40057	<a href="#">Samples</a>
TPS40057PWPRG4	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40057	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



---

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS40055 :**

- Enhanced Product: [TPS40055-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40054PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS40055PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS40057PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40054PWPR	HTSSOP	PWP	16	2000	367.0	367.0	38.0
TPS40055PWPR	HTSSOP	PWP	16	2000	367.0	367.0	38.0
TPS40057PWPR	HTSSOP	PWP	16	2000	367.0	367.0	38.0



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



4073225-3/1 05/11

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA


## PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-6/AO 01/16


NOTE: A. All linear dimensions are in millimeters

$\triangle B$  Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# MECHANICAL DATA

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# THERMAL PAD MECHANICAL DATA


## PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

Exposed Thermal Pad Dimensions

4206332-45/AO 01/16

NOTE: A. All linear dimensions are in millimeters

 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

## 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或暗示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与美国 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认为的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2017 德州仪器半导体技术（上海）有限公司