

目录

1	特性	1	7.3	Feature Description	14
2	应用范围	1	7.4	Device Functional Modes	17
3	说明	1	8	Application and Implementation	20
4	修订历史记录	2	8.1	Application Information	20
5	Pin Configuration and Functions	3	8.2	Typical Applications	20
6	Specifications	4	9	Power Supply Recommendations	27
6.1	Absolute Maximum Ratings	4	10	Layout	27
6.2	ESD Ratings	4	10.1	Layout Guidelines	27
6.3	Recommended Operating Conditions	4	10.2	Layout Example	28
6.4	Thermal Information	5	11	器件和文档支持	29
6.5	Electrical Characteristics	5	11.1	商标	29
6.6	Typical Characteristics	7	11.2	静电放电警告	29
7	Detailed Description	13	11.3	术语表	29
7.1	Overview	13	12	机械、封装和可订购信息	29
7.2	Functional Block Diagram	13			

4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2012) to Revision B

Page


- 已添加 引脚配置和功能部分, ESD 额定值表, 特性描述部分, 器件功能模式, 应用和实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分 1

Changes from Original (AUGUST 2011) to Revision A

Page

- 已更改 转换输入电压, 从“3V”更改为“1.5V” 1
- Changed VIN input voltage range minimum from "3 V" to "1.5 V" 3
- Changed to correct typographical error in THERMAL INFORMATION table..... 4
- Changed VIN (main supply) input voltage range minimum from "3 V" to "1.5 V" in [Recommended Operating Conditions](#)... 4
- 已更改 conversion input voltage range from "3 V" to "1.5" in [Overview](#) 13
- 已添加 note to the [Feature Description](#) 14
- 已更改 "ripple injection capacitor" to "ripple injection resistor" in the last bullet of the section 27

5 Pin Configuration and Functions



(1) N/C = no connection

Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
EN	2	I	Enable pin. Typical turnon threshold voltage is 1.2 V. Typical turnoff threshold voltage is 0.95 V.
GND		G	Ground and thermal pad of the device. Use proper number of vias to connect to ground plane.
LL	6	B	Output of converted power. Connect this pin to the output Inductor.
	7		
	8		
	9		
	10		
LL	11		
MODE	20	I	Soft-start and Skip/CCM selection. Connect a resistor to select soft-start time using 表 3. The soft-start time is detected and stored into internal register during start-up.
N/C	5		No connect.
PGOOD	3	O	Open drain power good flag. Provides 1-ms start-up delay after VFB falls in specified limits. When VFB goes out of the specified limits PGOOD goes low after a 2-μs delay
RF	22	I	Switching frequency selection. Connect a resistor to GND or VREG to select switching frequency using 表 1. The switching frequency is detected and stored during the startup.
TRIP	21	I	OCL detection threshold setting pin. $I_{TRIP} = 10 \mu A$ at room temperature, 4700 ppm/°C current is sourced and set the OCL trip voltage as follows. $V_{OCL} = V_{TRIP}/32$ ($V_{TRIP} \leq 1.2 V$, $V_{OCL} \leq 37.5 mV$)
VBST	4	P	Supply input for high-side FET gate driver (boost terminal). Connect capacitor from this pin to LL node. Internally connected to VREG via bootstrap MOSFET switch.
VDD	19	P	Controller power supply input. VDD input voltage range is from 4.5 V to 25 V.
VFB	1	I	Output feedback input. Connect this pin to Vout through a resistor divider.
VIN	12	P	Conversion power input. The conversion input voltage range is from 1.5 V to 15 V.
	13		
	14		
	15		
	16		
VIN	17		
VREG	18	P	5-V low drop out (LDO) output. Supplies the internal analog circuitry and driver circuitry.

(1) I=Input, O=Output, B=Bidirectional, P=Supply, G=Ground

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT	
Input voltage range	VIN (main supply)	-0.3	25	V	
	VDD	-0.3	28		
	VBST	-0.3	32		
	VBST(with respect to LL)	-0.3	7		
	EN, TRIP, VFB, RF, MODE	-0.3	7		
Output voltage range	LL	DC	-2	25	V
		Pulse < 20ns, E=5 µJ	-7	27	
	PGOOD, VREG	-0.3	7		
	GND	-0.3	0.3		
Source/Sink current	VBST	50		mA	
Operating free-air temperature, T _A		-40	85	°C	
Junction temperature, T _J		-40	150		
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			300		
Storage temperature, T _{stg}		-55	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage range	VIN (main supply)	1.5	15	V
	VDD	4.5	25	
	VBST	4.5	28	
	VBST(with respect to LL)	4.5	6.5	
	EN, TRIP, VFB, RF, MODE	-0.1	6.5	
Output voltage range	LL	-1	22	V
	PGOOD, VREG	-0.1	6.5	
Junction temperature range, T _J		-40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS53353		UNIT
		DQP (LSON-CLIP)		
		22 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	27.2		°C/W
θ_{JcTop}	Junction-to-case (top) thermal resistance	17.1		
θ_{JB}	Junction-to-board thermal resistance	5.9		
ψ_{JT}	Junction-to-top characterization parameter	0.8		
ψ_{JB}	Junction-to-board characterization parameter	5.8		
θ_{JcBot}	Junction-to-case (bottom) thermal resistance	1.2		

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

Over recommended free-air temperature range, $V_{VDD} = 12\text{ V}$ (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
V_{VIN}	VIN pin power conversion input voltage		1.5		15	V
V_{VDD}	Supply input voltage		4.5		25	V
$I_{VIN(Leak)}$	VIN pin leakage current	$V_{EN} = 0\text{ V}$			1	μA
I_{VDD}	VDD supply current	$T_A = 25^\circ\text{C}$, No load, $V_{EN} = 5\text{ V}$, $V_{VFB} = 0.630\text{ V}$		420	590	μA
I_{VDDSDN}	VDD shutdown current	$T_A = 25^\circ\text{C}$, No load, $V_{EN} = 0\text{ V}$			10	μA
INTERNAL REFERENCE VOLTAGE						
V_{VFB}	VFB regulation voltage	CCM condition ⁽¹⁾		0.6		V
V_{VFB}	VFB regulation voltage	$T_A = 25^\circ\text{C}$	0.597	0.6	0.603	V
		$0^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	0.5952	0.6	0.6048	
		$-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	0.594	0.6	0.606	
I_{VFB}	VFB input current	$V_{VFB} = 0.630\text{ V}$, $T_A = 25^\circ\text{C}$		0.01	0.2	μA
LDO OUTPUT						
V_{VREG}	LDO output voltage	$0\text{ mA} \leq I_{VREG} \leq 30\text{ mA}$	4.77	5	5.36	V
I_{VREG}	LDO output current ⁽¹⁾	Maximum current allowed from LDO			30	mA
V_{DO}	Low drop out voltage	$V_{VDD} = 4.5\text{ V}$, $I_{VREG} = 30\text{ mA}$			230	mV
BOOT STRAP SWITCH						
V_{FBST}	Forward voltage	$V_{VREG-VBST}$, $I_F = 10\text{ mA}$, $T_A = 25^\circ\text{C}$		0.1	0.2	V
I_{VBSTLK}	VBST leakage current	$V_{VBST} = 23\text{ V}$, $V_{SW} = 17\text{ V}$, $T_A = 25^\circ\text{C}$		0.01	1.5	μA
DUTY AND FREQUENCY CONTROL						
$t_{OFF(min)}$	Minimum off time	$T_A = 25^\circ\text{C}$	150	260	400	ns
$t_{ON(min)}$	Minimum on time	$V_{IN} = 17\text{ V}$, $V_{OUT} = 0.6\text{ V}$, $R_{RF} = 39\text{ k}\Omega$, $T_A = 25^\circ\text{C}$ ⁽¹⁾		35		ns
SOFT START						
t_{SS}	Internal soft-start time from $V_{OUT} = 0\text{ V}$ to 95% of V_{OUT}	$R_{MODE} = 39\text{ k}\Omega$		0.7		ms
		$R_{MODE} = 100\text{ k}\Omega$		1.4		
		$R_{MODE} = 200\text{ k}\Omega$		2.8		
		$R_{MODE} = 470\text{ k}\Omega$		5.6		
INTERNAL MOSFETs						
$R_{DS(on)H}$	High-side MOSFET on-resistance	$T_A = 25^\circ\text{C}$		5.5		m Ω
$R_{DS(on)L}$	Low-side MOSFET on-resistance	$T_A = 25^\circ\text{C}$		2.2		

(1) Ensured by design. Not production tested.

Electrical Characteristics (接下页)

 Over recommended free-air temperature range, $V_{DD} = 12\text{ V}$ (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
POWERGOOD						
V_{THPG}	PG threshold	PG in from lower	92.5%	95%	98.5%	
		PG in from higher	107.5%	110%	112.5%	
		PG hysteresis	2.5%	5%	7.5%	
R_{PG}	PG transistor on-resistance		15	30	55	Ω
t_{PGDEL}	PG delay	Delay for PG in	0.8	1	1.2	ms
LOGIC THRESHOLD AND SETTING CONDITIONS						
V_{EN}	EN Voltage	Enable	1.8			V
		Disable			0.6	
I_{EN}	EN Input current	$V_{EN} = 5\text{ V}$			1	μA
f_{SW}	Switching frequency	$R_{RF} = 0\ \Omega$ to GND, $T_A = 25^\circ\text{C}^{(2)}$	200	250	300	kHz
		$R_{RF} = 187\ \text{k}\Omega$ to GND, $T_A = 25^\circ\text{C}^{(2)}$	250	300	350	
		$R_{RF} = 619\ \text{k}\Omega$, to GND, $T_A = 25^\circ\text{C}^{(2)}$	350	400	450	
		$R_{RF} = \text{Open}$, $T_A = 25^\circ\text{C}^{(2)}$	450	500	550	
		$R_{RF} = 866\ \text{k}\Omega$ to VREG, $T_A = 25^\circ\text{C}^{(2)}$	580	650	720	
		$R_{RF} = 309\ \text{k}\Omega$ to VREG, $T_A = 25^\circ\text{C}^{(2)}$	670	750	820	
		$R_{RF} = 124\ \text{k}\Omega$ to VREG, $T_A = 25^\circ\text{C}^{(2)}$	770	850	930	
	$R_{RF} = 0\ \Omega$ to VREG, $T_A = 25^\circ\text{C}^{(2)}$	880	970	1070		
PROTECTION: CURRENT SENSE						
I_{TRIP}	TRIP source current	$V_{TRIP} = 1\text{ V}$, $T_A = 25^\circ\text{C}$	9.4	10	10.6	μA
TC_{ITRIP}	TRIP current temperature coefficient	On the basis of $25^\circ\text{C}^{(1)}$		4700		ppm/ $^\circ\text{C}$
V_{TRIP}	Current limit threshold setting range	$V_{TRIP-GND}$	0.4		1.2	V
V_{OCL}	Current limit threshold	$V_{TRIP} = 1.2\text{ V}$	32	37.5	43	mV
		$V_{TRIP} = 0.4$	7.5	12.5	17.5	
V_{OCLN}	Negative current limit threshold	$V_{TRIP} = 1.2\text{ V}$	-160	-150	-140	mV
		$V_{TRIP} = 0.4\text{ V}$	-58	-50	-42	
V_{AZCADJ}	Auto zero cross adjustable range	Positive	3	15		mV
		Negative		-15	-3	
PROTECTION: UVP and OVP						
V_{OVP}	OVP trip threshold	OVP detect	115%	120%	125%	
t_{OVPDEL}	OVP propropagation delay	VFB delay with 50-mV overdrive		1		μs
V_{UVP}	Output UVP trip threshold	UVP detect	65%	70%	75%	
t_{UVPDEL}	Output UVP propropagation delay		0.8	1	1.2	ms
t_{UVPEN}	Output UVP enable delay	From enable to UVP workable	1.8	2.6	3.2	ms
UVLO						
V_{UVVREG}	VREG UVLO threshold	Wake up	4	4.2	4.33	V
		Hysteresis		0.25		
THERMAL SHUTDOWN						
T_{SDN}	Thermal shutdown threshold	Shutdown temperature ⁽¹⁾		145		$^\circ\text{C}$
		Hysteresis ⁽¹⁾		10		

 (2) Not production tested. Test condition is $V_{IN} = 12\text{ V}$, $V_{OUT} = 1.1\text{ V}$, $I_{OUT} = 10\text{ A}$ using application circuit shown in 图 38.

6.6 Typical Characteristics




图 1. VDD Supply Current vs. Junction Temperature




图 2. VDD Shutdown Current vs. Junction Temperature




图 3. TRIP Pin Current vs. Junction Temperature




图 4. OVP/UVTP Trip Threshold vs. Junction Temperature




图 5. Switching Frequency vs. Output Current




图 6. Switching Frequency vs. Output Current

Typical Characteristics (接下页)




图 7. Switching Frequency vs. Output Current




图 8. Switching Frequency vs. Output Current




图 9. Switching Frequency vs. Output Voltage




图 10. Output Voltage vs. Output Current




图 11. Output Voltage vs. Input Voltage




图 12. Efficiency vs. Output Current

Typical Characteristics (接下页)




图 13. Start-Up Waveforms




图 14. Prebias Start-Up Waveforms




图 15. Shutdown Waveforms




图 16. UVLO Start-Up Waveforms




图 17. 1.1-V Output FCCM Mode Steady-State Operation




图 18. 1.1-V Output Skip Mode Steady-State Operation

Typical Characteristics (接下页)




图 19. CCM-to-DCM Transition Waveforms




图 20. DCM-to-CCM Transition Waveforms




图 21. FCCM Load Transient




图 22. Skip Mode Load Transient




图 23. Overcurrent Protection Waveforms




图 24. Output Short-Circuit Protection Waveforms

Typical Characteristics (接下页)




图 25. Overtemperature Protection Waveforms




图 26. Safe Operating Area




图 27. Safe Operating Area

For $V_{OUT} = 5\text{ V}$, an SC5026-1R0 inductor is used. For $1 \leq V_{OUT} \leq 3.3\text{ V}$, a PA0513.441 inductor is used




图 28. Efficiency vs Output Current





图 29. Efficiency vs Output Current

Typical Characteristics (接下页)




7 Detailed Description

7.1 Overview

The TPS53353 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 1.5 V up to 15 V and the VDD bias voltage is from 4.5 V to 25 V. The D-CAP™ mode uses the equivalent series resistance (ESR) of the output capacitor(s) to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

The TPS53353 has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms as shown in 表 3.

7.2 Functional Block Diagram



UDG-11048

Functional Block Diagram (接下页)

注

The thresholds in this block diagram are typical values. Refer to the [Electrical Characteristics](#) table for threshold limits.

7.3 Feature Description

7.3.1 5-V LDO and VREG Start-Up

TPS53353 provides an internal 5-V LDO function using input from VDD and output to VREG. When the VDD voltage rises above 2 V, the internal LDO is enabled and outputs voltage to the VREG pin. The VREG voltage provides the bias voltage for the internal analog circuitry and also provides the supply voltage for the gate drives.




图 34. Power Up Sequence

注

The 5-V LDO is not controlled by the EN pin. The LDO starts-up any time VDD rises to approximately 2 V. (See 图 34.)

7.3.2 Adaptive On-Time D-CAP™ Control and Frequency Selection

The TPS53353 does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and proportional to the output voltage ($t_{ON} \propto V_{OUT}/V_{IN}$).

This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in 表 1. (Maintaining open resistance sets the switching frequency to 500 kHz.)

表 1. Resistor and Switching Frequency

RESISTOR (R_{RF}) CONNECTIONS		SWITCHING FREQUENCY (f_{sw}) (kHz)
VALUE (k Ω)	CONNECT TO	
0	GND	250
187	GND	300

表 1. Resistor and Switching Frequency (接下页)

RESISTOR (R_{RF}) CONNECTIONS		SWITCHING FREQUENCY (f_{sw}) (kHz)
VALUE (k Ω)	CONNECT TO	
619	GND	400
OPEN	n/a	500
866	VREG	650
309	VREG	750
124	VREG	850
0	VREG	970

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When both signals match, the PWM comparator asserts a set signal to terminate the off time (turn off the low-side MOSFET and turn on high-side MOSFET). The set signal is valid if the inductor current level is below the OCP threshold, otherwise the off time is extended until the current level falls below the threshold.

图 35 和 图 36 show two on-time control schemes.




图 35. On-Time Control Without Ramp Compensation




图 36. On-Time Control With Ramp Compensation

7.3.3 Ramp Signal

The TPS53353 adds a ramp signal to the 0.6-V reference in order to improve jitter performance. As described in the previous section, the feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with -7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.

During skip mode operation, under discontinuous conduction mode (DCM), the switching frequency is lower than the nominal frequency and the off-time is longer than the off-time in CCM. Because of the longer off-time, the ramp signal extends after crossing 0 mV. However, it is clamped at 3 mV to minimize the DC offset.

7.3.4 Adaptive Zero Crossing

The TPS53353 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by too late detection and minimizes diode conduction period caused by too early detection. As a result, better light load efficiency is delivered.

7.3.5 Power-Good

The TPS53353 has power-good output that indicates high when switcher output is within the target. The power-good function is activated after soft-start has finished. If the output voltage becomes within +10% and –5% of the target value, internal comparators detect power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or –10% of the target value, the power-good signal becomes low after two microsecond (2-μs) internal delay. The power-good output is an open drain output and must be pulled up externally.

The power-good MOSFET is powered through the VDD pin. V_{VDD} must be >1 V in order to have a valid power-good logic. It is recommended to pull PGOOD up to VREG (or a voltage divided from VREG) so that the power-good logic is still valid even without VDD supply.

7.3.6 Current Sense, Overcurrent and Short Circuit Protection

TPS53353 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, TPS53353 supports temperature compensated MOSFET $R_{DS(on)}$ sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor, R_{TRIP} . The TRIP terminal sources current (I_{TRIP}) which is 10 μA typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in [公式 1](#).

$$V_{TRIP} \text{ (mV)} = R_{TRIP} \text{ (k}\Omega\text{)} \times I_{TRIP} \text{ (}\mu\text{A)} \quad (1)$$

The inductor current is monitored by the LL pin. The GND pin is used as the positive current sensing node and the LL pin is used as the negative current sense node. The trip current, I_{TRIP} has 4700ppm/°C temperature slope to compensate the temperature dependency of the $R_{DS(on)}$.

As the comparison is made during the *OFF* state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP} , can be calculated as shown in [公式 2](#).

$$I_{OCP} = \frac{V_{TRIP}}{(32 \times R_{DS(on)})} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{(32 \times R_{DS(on)})} + \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (2)$$

In an overcurrent or short circuit condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7 ms soft-start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

Hiccup time calculation:

$$t_{HIC(wait)} = (2^n + 257) \times 4 \mu\text{s}$$

where

- N = 8, 9, 10, or 11 depending on soft start time selection (3)

$$t_{HIC(dly)} = 7 \times (2^n + 257) \times 4 \mu\text{s} \quad (4)$$

表 2. Hiccup Time Calculation

SELECTED SOFT-START TIME (t_{SS}) (ms)	n	HICCUP WAIT TIME ($t_{HIC(wait)}$) (ms)	HICCUP DELAY TIME ($t_{HIC(dly)}$) (ms)
0.7	8	2.052	14.364
1.4	9	3.076	21.532
2.8	10	5.124	35.868
5.6	11	9.22	64.54

7.3.7 Overvoltage and Undervoltage Protection

TPS53353 monitors a resistor divided feedback voltage to detect over and under voltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1ms, TPS53353 latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (16 ms with 0.7 ms soft-start). This function is enabled 1.5-ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches UV threshold, then both high-side MOSFET and low-side MOSFET driver will be OFF and the device restarts after a hiccup delay. If the OV condition remains, both high-side MOSFET and low-side MOSFET driver remains OFF until the OV condition is removed.

7.3.8 UVLO Protection

The TPS53353 uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than 3.95 V, the device shuts off. When the VREG voltage is higher than 4.2V, the device restarts. This is a non-latch protection.

7.3.9 Thermal Shutdown

TPS53353 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 145°C), TPS53353 is shut off. When the temperature falls about 10°C below the threshold value, the device will turn back on. This is a non-latch protection.

7.4 Device Functional Modes

7.4.1 Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP™ mode can be simplified as shown in 图 37.




图 37. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}} \quad (5)$$

For loop stability, the 0-dB frequency, f_0 , defined in 公式 6 needs to be lower than 1/4 of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \leq \frac{f_{SW}}{4} \quad (6)$$

Device Functional Modes (接下页)

According to 公式 6, the loop stability of D-CAP™ mode modulator is mainly determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have an output capacitance in the order of several 100 μF and ESR in range of 10 $\text{m}\Omega$. These makes f_0 on the order of 100 kHz or less, creating a stable loop. However, ceramic capacitors have an f_0 at more than 700 kHz, and need special care when used with this modulator. An application circuit for ceramic capacitor is described in the [External Component Selection Using All Ceramic Output Capacitors](#) section.

7.4.2 Enable, Soft Start, and Mode Selection

When the EN pin voltage rises above the enable threshold voltage (typically 1.2 V), the controller enters its start-up sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller then uses the first 250 μs to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. During this period, the MODE pin also senses the resistance attached to this pin and determines the soft-start time. Switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

表 3. Soft-Start and MODE Settings

MODE SELECTION	ACTION	SOFT-START TIME (ms)	R _{MODE} (k Ω)
Auto-skip	Pulldown to GND	0.7	39
		1.4	100
		2.8	200
		5.6	475
Forced CCM ⁽¹⁾	Connect to PGOOD	0.7	39
		1.4	100
		2.8	200
		5.6	475

(1) Device enters FCCM after the PGOOD pin goes high when MODE is connected to PGOOD through the resistor R_{MODE}.

After soft-start begins, the MODE pin becomes the input of an internal comparator which determines auto-skip or FCCM mode operation. If MODE voltage is higher than 1.3 V, the converter enters into FCCM mode. Otherwise it will be in auto-skip mode at light load condition. Typically, when FCCM mode is selected, the MODE pin is connected to PGOOD through the R_{MODE} resistor, so that before PGOOD goes high the converter remains in auto-skip mode.

7.4.3 Auto-Skip Eco-mode™ Light Load Operation

While the MODE pin is pulled low via R_{MODE}, TPS53353 automatically reduces the switching frequency at light load conditions to maintain high efficiency. Detailed operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light-load operation I_{OUT(LL)} (that is, the threshold between continuous and discontinuous conduction mode) can be calculated as shown in 公式 7.

$$I_{\text{OUT(LL)}} = \frac{1}{2 \times L \times f_{\text{SW}}} \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}}$$

where

- f_{SW} is the PWM switching frequency

(7)

Switching frequency versus output current in the light load condition is a function of L , V_{IN} , and V_{OUT} , but it decreases almost proportionally to the output current from the $I_{OUT(LL)}$ given in 公式 7. For example, it is 60 kHz at $I_{OUT(LL)}/5$ if the frequency setting is 300 kHz.

7.4.4 Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) in light load condition. In this mode, switching frequency is kept almost constant over the entire load range which is suitable for applications need tight control of the switching frequency at a cost of lower efficiency.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS53353 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 1.5 V up to 15 V and the VDD bias voltage is from 4.5 V to 25 V. The D-CAP mode uses the equivalent series resistance (ESR) of the output capacitor(s) to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

8.2 Typical Applications

8.2.1 Typical Application Circuit Diagram




图 38. Typical Application Circuit Diagram

Typical Applications (接下页)

8.2.1.1 Design Requirements

表 4. Design Parameters

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
V _{IN}	Voltage range		8	12	14	V
I _{MAX}	Maximum Input current	V _{IN} = 8 V, I _{OUT} = 20 A		4.1		A
	No load input current	V _{IN} = 14 V, I _{OUT} = 0 A with auto-skip mode		1		mA
OUTPUT CHARACTERISTICS						
V _{OUT}	Output voltage			1.5		V
	Output voltage regulation	Line regulation, 8 V ≤ V _{IN} ≤ 15 V		0.1%		
		Load regulation, V _{IN} = 12 V, 0 A ≤ I _{OUT} ≤ 20 A with FCCM			0.2%	
V _{RIPPLE}	Output voltage ripple	V _{IN} = 12 V, I _{OUT} = 20 A with FCCM		20		mV _{PP}
I _{LOAD}	Output load current		0		20	A
I _{OC}	Output overcurrent threshold			26		A
t _{SS}	Soft-start time			1.4		ms
SYSTEMS CHARACTERISTICS						
f _{SW}	Switching frequency			500		kHz
η	Peak efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 10 A		91.87%		
	Full load efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 20 A		91.38%		
T _A	Operating temperature			25		°C

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 External Component Selection

Refer to the [External Component Selection Using All Ceramic Output Capacitors](#) section for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

1. SELECT OPERATION MODE AND SOFT-START TIME

Select operation mode and soft-start time using [表 3](#).

2. SELECT SWITCHING FREQUENCY

Select the switching frequency from 250 kHz to 1 MHz using [表 1](#).

3. CHOOSE THE INDUCTOR

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by [公式 8](#).

$$L = \frac{1}{I_{\text{IND(ripple)}} \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{3}{I_{\text{OUT(max)}} \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (8)$$

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in [公式 9](#).

$$I_{\text{IND(peak)}} = \frac{V_{\text{TRIP}}}{32 \times R_{\text{DS(on)}}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (9)$$

4. CHOOSE THE OUTPUT CAPACITORS

When organic semiconductor capacitors or specialty polymer capacitors are used, for loop stability, capacitance and ESR should satisfy 公式 6. For jitter performance, 公式 10 is a good starting point to determine ESR.

$$ESR = \frac{V_{OUT} \times 10\text{mV} \times (1-D)}{0.6\text{V} \times I_{IND(\text{ripple})}} = \frac{10\text{mV} \times L \times f_{SW}}{0.6\text{V}} = \frac{L \times f_{SW}}{60} (\Omega)$$

where

- D is the duty factor.
- The required output ripple slope is approximately 10 mV per t_{SW} (switching period) in terms of VFB terminal voltage. (10)

5. DETERMINE THE VALUE OF R1 AND R2

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in 图 37. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. Recommended R2 value is from 1 kΩ to 20 kΩ. Determine R1 using 公式 11.

$$R1 = \frac{V_{OUT} - \frac{I_{IND(\text{ripple})} \times ESR}{2} - 0.6}{0.6} \times R2 \quad (11)$$

6. CHOOSE THE OVERCURRENT SETTING RESISTOR

The overcurrent setting resistor, R_{TRIP} , can be determined by .

$$R_{TRIP}(\text{k}\Omega) = \frac{\left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}} \right) \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \right) \times 32 \times R_{DS(\text{on})}(\text{m}\Omega)}{I_{TRIP}(\mu\text{A})}$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA).
- $R_{DS(\text{on})}$ is the thermally compensated on-time resistance value of the low-side MOSFET. (12)

Use an $R_{DS(\text{on})}$ value of 1.6 mΩ for an overcurrent level of approximately 20 A. Use an $R_{DS(\text{on})}$ value of 1.7 mΩ for overcurrent level of approximately 10 A.

8.2.1.3 Application Curves




图 39. Enable Turnon




图 40. Enable Turnoff

8.2.2 Typical Application Circuit Diagram With Ceramic Output Capacitors




图 41. Typical Application Circuit Diagram With Ceramic Output Capacitors

8.2.2.1 Design Requirements

表 5. Design Parameters

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
V_{IN}	Voltage range		8	12	14	V
I_{MAX}	Maximum Input current	$V_{IN} = 8\text{ V}, I_{OUT} = 20\text{ A}$		4.1		A
	No load input current	$V_{IN} = 14\text{ V}, I_{OUT} = 0\text{ A}$ with auto-skip mode		1		mA
OUTPUT CHARACTERISTICS						
V_{OUT}	Output voltage			1.5		V
	Output voltage regulation	Line regulation, $8\text{ V} \leq V_{IN} \leq 15\text{ V}$ Load regulation, $V_{IN} = 12\text{ V}, 0\text{ A} \leq I_{OUT} \leq 20\text{ A}$ with FCCM		0.1%		
V_{RIPPLE}	Output voltage ripple	$V_{IN} = 12\text{ V}, I_{OUT} = 20\text{ A}$ with FCCM		20		mV _{PP}
I_{LOAD}	Output load current		0		20	A
I_{OCP}	Output overcurrent threshold			26		A
t_{SS}	Soft-start time			1.4		ms
SYSTEMS CHARACTERISTICS						
f_{SW}	Switching frequency			500		kHz
η	Peak efficiency	$V_{IN} = 12\text{ V}, V_{OUT} = 1.1\text{ V}, I_{OUT} = 10\text{ A}$		91.87%		
	Full load efficiency	$V_{IN} = 12\text{ V}, V_{OUT} = 1.1\text{ V}, I_{OUT} = 20\text{ A}$		91.38%		
T_A	Operating temperature			25		°C

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 External Component Selection

Refer to the [External Component Selection Using All Ceramic Output Capacitors](#) section for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

1. SELECT OPERATION MODE AND SOFT-START TIME

Select operation mode and soft-start time using [表 3](#).

2. SELECT SWITCHING FREQUENCY

Select the switching frequency from 250 kHz to 1 MHz using [表 1](#).

3. CHOOSE THE INDUCTOR

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by [公式 8](#).

$$L = \frac{1}{I_{\text{IND(ripple)}} \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{3}{I_{\text{OUT(max)}} \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (13)$$

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in [公式 9](#).

$$I_{\text{IND(peak)}} = \frac{V_{\text{TRIP}}}{32 \times R_{\text{DS(on)}}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (14)$$

4. EXTERNAL COMPONENT SELECTION WITH ALL CERAMIC OUTPUT CAPACITORS

Refer to the [External Component Selection Using All Ceramic Output Capacitors](#) section to select external components because ceramic output capacitors are used in this design.

5. CHOOSE THE OVERCURRENT SETTING RESISTOR

The overcurrent setting resistor, R_{TRIP} , can be determined by .

$$R_{\text{TRIP}}(\text{k}\Omega) = \frac{\left(I_{\text{OCP}} - \left(\frac{1}{2 \times L \times f_{\text{SW}}} \right) \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}} \right) \times 32 \times R_{\text{DS(on)}}(\text{m}\Omega)}{I_{\text{TRIP}}(\mu\text{A})}$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA).
- $R_{\text{DS(on)}}$ is the thermally compensated on-time resistance value of the low-side MOSFET. (15)

Use an $R_{\text{DS(on)}}$ value of 1.6 m Ω for an overcurrent level of approximately 20 A. Use an $R_{\text{DS(on)}}$ value of 1.7 m Ω for overcurrent level of approximately 10 A.

8.2.2.2.2 External Component Selection Using All Ceramic Output Capacitors

When a ceramic output capacitor is used, the stability criteria in [公式 6](#) cannot be satisfied. The ripple injection approach as shown in [图 41](#) is implemented to increase the ripple on the VFB pin and make the system stable. In addition to the selections made using Steps 1 through Step 6 in the section, the ripple injection components must be selected. The C2 value can be fixed at 1 nF. The value of C1 can be selected from 10 nF to 200 nF.

$$\frac{L \times C_{OUT}}{R7 \times C1} > N \times \frac{t_{ON}}{2}$$

where

- N is the coefficient to account for L and C_{OUT} variation. (16)

N is also used to provide enough margin for stability. It is recommended N = 2 for V_{OUT} ≤ 1.8 V and N = 4 for V_{OUT} ≥ 3.3 V or when L ≤ 250 nH. The higher V_{OUT} needs a higher N value because the effective output capacitance is reduced significantly with higher DC bias. For example, a 6.3-V, 22-μF ceramic capacitor may have only 8 μF of effective capacitance when biased at 5 V.

Because the VFB pin voltage is regulated at the valley, the increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from the VOUT pin and they can be calculated using 公式 17 and 公式 18 when neglecting the output voltage ripple caused by equivalent series inductance (ESL).

$$V_{INJ_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}} \quad (17)$$

$$V_{INJ_OUT} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}} \quad (18)$$

It is recommended that V_{INJ_SW} to be less than 50 mV. If the calculated V_{INJ_SW} is higher than 50 mV, then other parameters must be adjusted to reduce it. For example, C_{OUT} can be increased to satisfy 公式 16 with a higher R7 value, thereby reducing V_{INJ_SW}.

The DC voltage at the VFB pin can be calculated by 公式 19:

$$V_{VFB} = 0.6 + \frac{V_{INJ_SW} + V_{INJ_OUT}}{2} \quad (19)$$

And the resistor divider value can be determined by 公式 20:

$$R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2 \quad (20)$$

8.2.2.3 Application Curves




图 42. Enable Turnon




图 43. Enable Turnoff




图 44. Output Transient from DCM to CCM




图 45. Output Transient from DCM to DCM




图 46. Output Transient with FCCM Mode




图 47. Output 0.75-V Prebias Turnon




图 48. Output Overcurrent Protection




图 49. Output Short-Circuit Protection

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 1.5 V to 22 V (4.5 V to 25 V biased). This input supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the [Layout](#) section.


10 Layout

10.1 Layout Guidelines

Certain points must be considered before starting a layout work using the TPS53353.

- The power components (including input/output capacitors, inductor and TPS53353) should be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Because the TPS53353 controls output voltage referring to voltage across VOUT capacitor, the top-side resistor of the voltage divider should be connected to the positive node of the VOUT capacitor. The GND of the bottom side resistor should be connected to the GND pad of the device. The trace from these resistors to the VFB pin should be short and thin.
- Place the frequency setting resistor (R_F), OCP setting resistor (R_{TRIP}) and mode setting resistor (R_{MODE}) as close to the device as possible. Use the common GND via to connect them to GND plane if applicable.
- Place the VDD and VREG decoupling capacitors as close to the device as possible. Ensure to provide GND vias for each decoupling capacitor and make the loop as small as possible.
- The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, should be as short and wide as possible.
- Connect the ripple injection V_{OUT} signal (V_{OUT} side of the C1 capacitor in [图 41](#)) from the terminal of ceramic output capacitor. The AC coupling capacitor (C2 in [图 41](#)) should be placed near the device, and R7 and C1 can be placed near the power stage.
- Use separated vias or trace to connect LL node to snubber, boot strap capacitor and ripple injection resistor. Do not combine these connections.

10.2 Layout Example



UDG-11166

图 50. Layout Recommendation

11 器件和文档支持

11.1 商标

Eco-mode, NexFET, PowerPAD are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.3 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不
对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2015, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
HPA01110DQPR	ACTIVE	LSON-CLIP	DQP	22	2500	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	53353DQP	Samples
TPS53353DQPR	ACTIVE	LSON-CLIP	DQP	22	2500	Pb-Free (RoHS Exempt)	CU NIPDAU CU SN	Level-2-260C-1 YEAR	-40 to 85	53353DQP	Samples
TPS53353DQPT	ACTIVE	LSON-CLIP	DQP	22	250	Pb-Free (RoHS Exempt)	CU NIPDAU CU SN	Level-2-260C-1 YEAR	-40 to 85	53353DQP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53353DQPR	LSON-CLIP	DQP	22	2500	330.0	15.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53353DQPT	LSON-CLIP	DQP	22	250	330.0	15.4	5.3	6.3	1.8	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53353DQPR	LSON-CLIP	DQP	22	2500	336.6	336.6	41.3
TPS53353DQPT	LSON-CLIP	DQP	22	250	336.6	336.6	41.3

DQP (R-PSON-N22)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

THERMAL PAD MECHANICAL DATA

DQP (R-PSO-N22)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SO-N PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4211024-3/H 08/15

NOTE: All linear dimensions are in millimeters

DQP (R-PSO-N22)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或暗示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与美国 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认为的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司