











SN65HVDA100-Q1

ZHCS603C - NOVEMBER 2011-REVISED JULY 2015

## SN65HVDA100-Q1 LIN 物理接口

#### 特性

- 适用于汽车电子 应用
- 符合本地互连网络 (LIN) 物理层技术规范修订版本 2.1 并遵守 SAEJ2602 对于 LIN 的推荐做法
- 拓展运行电源电压 5V 至 27V 直流(LIN 技术规格 7V 至 18V)
- LIN 传输速度高达 20kbps (规定的最大值),支持 高速接收
- 休眠模式:流耗超低,支持针对 LIN 总线、唤醒输 入(外部开关)或主机 MCU 的唤醒事件
- RXD 引脚上的唤醒请求
- TXD 引脚上对于唤醒源的识别
- 使用 5V 或者 3.3V I/O 引脚到 MCU 的接口
- 高电磁兼容性 (EMC)
- 外部电压稳压器的控制(INH 引脚)
- 支持类似于 ISO9141(K线路)的功能
- LIN 引脚具有 ±12kV (人体模型) ESD 保护
- LIN 引脚处理的电压从 -27V 至 45V (电池短接或 者接地)
- 汽车环境中的瞬态损害安全 (ISO7637)
- V<sub>SUP</sub> 上具有欠压保护
- TXD 显性状态超时保护
- 防止在发生总线持续显性故障时出现错误唤醒
- 热关断
- 针对未供电节点或接地断开连接的系统级故障安全 保护,未供电节点不会干扰总线(总线上无负载)

#### 应用范围

- 汽车
- 工业用感测
- 白色家电分布式控制

#### 3 说明


SN65HVDA100 器件是一款本地互连网络 (LIN) 物理 接口,其集成了一个具备唤醒和保护功能的串行 收发 器。LIN 总线是一种单线制双向总线,通常用于低速车 载网络,采用的数据传输速率范围为 2.4kbps 到 20kbps。SN65HVDA100 通过 LIN 物理层规范中概要 介绍的限流波形整型驱动器将 TXD 上的 LIN 协议输出 数据流转换为 LIN 总线信号。接收器将来自 LIN 总线 的数据流进行转换后通过 RXD 输出。LIN 总线有两种 状态: 显性状态(电压接近接地)和隐性状态(电压接 近电池)。在隐性状态下, LIN 总线通过内部上拉电阻 (30kΩ) 和串联二极管上拉为高电平,对于受控应用而 言无需外部上拉 组件。主控 应用 需要一个外部上拉电 阻 (1kΩ) 加一个串联二极管(根据 LIN 规范)。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
SN65HVDA100-Q1	SOIC (8)	4.90mm x 3.91mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

#### SN65HVDA100-Q1 框图



**Page** 



_	
	<b>—</b> .
	717
	· ж

1	特性 1		9.1 Overview	12
2	应用范围		9.2 Functional Block Diagram	
3	说明 1		9.3 Feature Description	
-			9.4 Device Functional Modes	
4 5	修订历史记录 2 说明 (续) 3	10	Application and Implementation	
5 6	Pin Configuration and Functions		10.1 Application Information	
0 7			10.2 Typical Application	18
′	Specifications	11	Power Supply Recommendations	<mark>21</mark>
	7.1 Absolute Maximum Ratings	12	Layout	21
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	21
	7.4 Thermal Information		12.2 Layout Example	<u>22</u>
	7.5 Electrical Characteristics	13	器件和文档支持	23
	7.6 Switching Characteristics		13.1 社区资源	23
	7.7 Dissipation Ratings 8		13.2 商标	23
	7.8 Typical Characteristics11		13.3 静电放电警告	23
8	Parameter Measurement Information 11		13.4 Glossary	23
9	Detailed Description 12	14	机械、封装和可订购信息	23

#### 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision B (January 2014) to Revision C

# 

# Changes from Revision A (January 2013) to Revision B Page • Ordered PIN ASSIGNMENTS table alphabetically by pin name. 3 • Added new Mode Transitions section, including a new figure 18 • Revised the application schematic diagram 19

С	hanges from Original (November 2011) to Revision A	Page
•	Deleted -03V to 45V from the 1.5 row in the abs max table, units column	4
•	Changed added Delta and corrected Hysteresis in elec chara table, row 4.4 and changed the TYP column from 4.5 to 0.2	
•	Deleted rows 9.1 and 9.2 from the elec chara table	6
•	Added Minimum to the statement in parens in front of dominant, row 11.9 of elec chara table	7




#### 5 说明 (续)

在休眠模式下,即使唤醒电路保持工作状态,所需的静态电流也非常低;而且还支持通过 LIN 总线进行远程唤醒或者通过 NWake 或 EN 引脚实施本地唤醒。

SN65HVDA100 已经被设计用于恶劣的汽车环境中。一旦地移或者电源电压断开的情况发生,此器件还能防止反馈电流经由 LIN 流到电源输入。此外,该器件还 具备 欠压、过热和接地损耗保护。一旦发生故障情况,此发送器便会立即关闭并在故障情况被解决之前一直保持关闭状态。

#### 6 Pin Configuration and Functions



**Pin Functions** 

PIN		TYPE	DESCRIPTION		
NAME	NO.	IIFE	DESCRIPTION		
EN	2	I	Enable input		
GND	5	GND	Ground		
INH	8	0	nibit controls external voltage regulator with inhibit input		
LIN	6	I/O	LIN bus single-wire transmitter and receiver		
NWake	3	-	High-voltage input for device wake up		
RXD	1	0	RXD output (open-drain) interface reporting state of LIN bus voltage		
TXD	4	I	TXD input interface to control state of LIN output		
$V_{SUP}$	7	Supply	Device supply voltage (connected to battery in series with external reverse blocking diode)		



## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

			MIN	MAX	UNIT
$V_{SUP}$	Supply line supply voltage (LIN 2.1 F	Param 11)	-0.3	45	V
$V_{LIN}$	LIN input voltage		-27	45	V
V <sub>NWAK</sub> E	NWake input voltage (through serial	resistor ≥ 2 kΩ )	-0.3	45	V
Io	Output current		-50	2	mA
$V_{INH}$	INH voltage		-0.3	Vsup + 0.3	V
$V_{Logic}$	Logic pin voltage	RXD, TXD, EN	-0.3	5.5	V
T <sub>A</sub>	Operational free-air (ambient) tempe	rature	-40	125	°C
$T_{J}$	Junction temperature		-40	150	°C
T <sub>LEAD</sub>	Lead temperature (soldering, 10 sec	onds)		260	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to GND.

#### 7.2 ESD Ratings

				VALUE	UNIT
.,		Liverage hash recorded (LIDMA) man ACC	All pins	±4000	
			LIN bus pin <sup>(2)</sup>	±12000	V
V <sub>(ESD)</sub>	Electrostatic discharge	4100 002	NWake pin <sup>(3)</sup>	±11000	V
		Charged device model (CDM), per AEC Q1	Q100-011	±1500	

AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{SUP}$	Supply line supply voltage (LIN 2.1 Param 10)	5	27	V
$V_{LIN}$	LIN input voltage	0	18	V
V <sub>NWake</sub>	NWake input voltage	0	27	V
V <sub>INH</sub>	INH voltage	0	27	V
$V_{Logic}$	Logic voltage	0	5.25	V
T <sub>A</sub>	Operational free-air temperature (see <i>Thermal Information</i> )	-40	125	°C

#### 7.4 Thermal Information

		SN65HVDA100-Q1	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	66.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.9	°C/W
ľJТ	Junction-to-top characterization parameter	19.3	°C/W
∤́ЈВ	Junction-to-board characterization parameter	52.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Test method based upon AEC-Q100-002, LIN bus pin stressed with respect to GND. Test method based upon AEC-Q100-002, NWake pin stressed with respect to GND.



#### 7.5 Electrical Characteristics

 $V_{\text{out}} = 5V \text{ to } 27 \text{ V}$  T<sub>v</sub> = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>SUP</sub> SUPP	PLY					
V <sub>SUP</sub>	Operational supply voltage (LIN 2.1 Param 10) (2)	Device is operational beyond the LIN defined nominal supply line voltage range of 5 V < V <sub>SUP</sub> < 27 V	5	14	27	V
	Nominal supply	Normal and standby modes	7	14	18	
$V_{SUP}$	voltage (LIN 2.1 Param 10)	Sleep mode	7	12	18	V
$UV_{SUP}$	Undervoltage V <sub>SUP</sub> thre	eshold	4.35		4.65	V
UV <sub>HYS</sub>	Delta hysteresis voltage	e for V <sub>SUP</sub> undervoltage threshold		0.2		V
		Normal mode, EN = high, Bus dominant (total bus load where $R_{LIN} \ge 500 \Omega$ and $C_{LIN} \le 10 \text{ nF}$ (see Figure 9) <sup>(3)</sup> , INH = $V_{SUP}$ , NWake = $V_{SUP}$		1.2	7.5	mA
I <sub>SUP</sub>		Standby mode, EN = low, Bus dominant (total bus load where $R_{LIN} \ge 500 \Omega$ and $C_{LIN} \le 10 \text{ nF}$ (see Figure 9) <sup>(3)</sup> , INH = $V_{SUP}$ , NWake = $V_{SUP}$		1	2.1	mA
	Supply current	Normal mode, EN = high, Bus recessive, LIN = $V_{SUP}$ , INH = $V_{SUP}$ , NWake = $V_{SUP}$		450	775	μА
		Standby mode, EN = low, Bus recessive, LIN = V <sub>SUP</sub> , INH = V <sub>SUP</sub> , NWake = V <sub>SUP</sub>		450	775	μА
		Sleep mode, 7 V < $V_{SUP} \le 14 \text{ V}$ , LIN = $V_{SUP}$ , NWake = $V_{SUP}$ , EN = 0 V, TXD and RXD floating		10	20	μА
		Sleep mode, 14 V < $V_{SUP}$ < 27 V, LIN = $V_{SUP}$ , NWake = $V_{SUP}$ , EN = 0 V, TXD and RXD floating			30	μА
RXD OUTP	PUT PIN (OPEN DRAIN)				·	
Vo	Output voltage (4)		-0.3		5.5	V
I <sub>OL</sub>	Low-level output current, open drain	LIN = 0 V, RXD = 0.4 V	3.5			mA
I <sub>IKG</sub>	Leakage current, high- level	LIN = V <sub>SUP</sub> , RXD = 5 V	-5	0	5	μΑ
TXD INPUT	T/OUTPUT PIN					
V <sub>IL</sub>	Low-level input voltage		-0.3		0.8	V
V <sub>IH</sub>	High-level input voltage	)	2		5.5	V
V <sub>IT</sub>	Input threshold hystere	sis voltage	30		500	mV
	Pulldown resistor		125	350	800	kΩ
I <sub>IL</sub>	Low-level input leakage current	TXD = Low	-5	0	5	μΑ
I <sub>TXD_Wake</sub>	Local wake up source re recognition TXD open drain drive	Standby mode after a local wake up event, $V_{LIN} = V_{SUP}$ , NWake = 0 V, TXD = 1 V	1.3	4.6	8	mA
LIN PIN (R	EFERENCED TO V <sub>SUP</sub> )					
V <sub>OH</sub>	High-level output voltage	LIN recessive, TXD = high, $I_0 = 0$ mA, $V_{SUP} = 14$ V	V <sub>SUP</sub> – 1			V
V <sub>OL</sub>	Low-level output voltage	LIN dominant, TXD = low, I <sub>O</sub> = 40 mA, V <sub>SUP</sub> = 14 V			0.2 × V <sub>SUP</sub>	V

Typical values are given for  $V_{SUP} = 14 \text{ V}$  at 25°C, except for low power mode where typical values are given for  $V_{SUP} = 12 \text{ V}$  at 25°C. All voltages are defined with respect to ground; positive currents flow into the SN65HVDA100 device.

In the dominant state, the supply current increases as the supply voltage increases due to the integrated LIN slave termination resistance. At higher voltages the majority of supply current is through the termination resistance. The minimum resistance of the LIN slave termination is 20 k $\Omega$ , so the maximum supply current attributed to the termination is:  $I_{SUP}$  (dom) max termination  $^{*}$  ( $V_{SUP}$  –  $(V_{LIN\_Dominant} + 0.7 \text{ V}) / 20 \text{ k}\Omega.$ 

RXD pin output is open drain. Output voltage is through external pullup resistance to logic supply of the system and impedance of the RXD pin.



## **Electrical Characteristics (continued)**

 $V_{SUP} = 5V$  to 27 V,  $T_J = -40$ °C to 150°C (unless otherwise noted)

ı	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>L</sub>	Limiting current (LIN 2.1 Param 12)	TXD = 0 V, V <sub>LIN</sub> = 7 V to 27 V	40	90	200	mA
L	Receiver leakage current, dominant (LIN 2.1 Param 13)	LIN = 0 V, 7 V ≤V <sub>SUP</sub> ≤ 18 V, Driver off	-1			mA
I <sub>LKG</sub>	Receiver leakage	LIN ≥ V <sub>SUP</sub> , 7 ≤ V <sub>SUP</sub> ≤18 V, Driver off			20	
	current, recessive (LIN 2.1 Param 14)	LIN = V <sub>SUP</sub> , driver off	-5		5	μΑ
I <sub>LKG</sub>	Leakage current, loss of ground (LIN 2.1 Param 15)	GND = V <sub>SUP</sub> , V <sub>SUP</sub> = 12 V, 0 V < VLIN < 18 V	-1		1	mA
	Leakage current, loss	7 V < LIN ≤ 12 V, V <sub>SUP</sub> = GND			5	
I <sub>LKG</sub>	of supply (LIN 2.1 Param 16)	12 V < LIN ≤ 18 V, V <sub>SUP</sub> = GND			10	μА
$V_{IL}$	Low-level input voltage (LIN 2.1 Param 17)	LIN dominant (including LIN dominant for wake up)			0.4 × V <sub>SUP</sub>	V
$V_{IH}$	High-level input voltage (LIN 2.1 Param 18)	LIN recessive	0.6 × V <sub>SUP</sub>			V
V <sub>BUS_CNT</sub>	Receiver center threshold (LIN 2.1 Param 19)	$V_{BUS\_CNT} = (V_{IL} + V_{IH}) / 2$	0.475 x V <sub>SUP</sub>	0.5 × V <sub>SUP</sub>	0.525 x V <sub>SUP</sub>	V
$V_{HYS}$	Hysteresis voltage (LIN 2.1 Param 20)	$V_{HYS} = (V_{IL} - V_{IH})$	0.05 × V <sub>SUP</sub>		0.175 × V <sub>SUP</sub>	V
V <sub>SERIAL</sub> DIODE	Serial diode in LIN termination pull up path (LIN 2.1 Param 21)	By design and characterization	0.4	0.7	1.0	٧
R <sub>SLAVE</sub>	Pullup resistor to V <sub>SUP</sub> (LIN 2.1 Param 26)	Normal and standby modes	20	30	60	kΩ
R <sub>SLEEP</sub>	Pullup current source to V <sub>SUP</sub>	Sleep mode, V <sub>SUP</sub> = 14 V, LIN = GND	-2		-20	μΑ
EN INPUT	PIN					
$V_{IL}$	Low-level input voltage		-0.3		0.8	V
V <sub>IH</sub>	High-level input voltage		2		5.5	V
V <sub>hys</sub>	Hysteresis voltage	By design and characterization	30		500	mV
	Pulldown resistor		125	350	800	kΩ
I <sub>IL</sub>	Low-level input current	EN = Low	-5	0	5	μА
INH OUTPL	INH OUTPUT PIN					
R <sub>DS(on)</sub>	ON-state resistance	Between V <sub>SUP</sub> and INH, INH = 2-mA drive, Normal or standby mode		25	50	Ω
I <sub>IKG</sub>	Leakage current	Low-power mode, 0 < INH < V <sub>SUP</sub>	-5	0	5	μΑ



#### **Electrical Characteristics (continued)**

 $V_{SUP} = 5V$  to 27 V,  $T_J = -40$ °C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
NWAKE	INPUT PIN					
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>SUP</sub> – 3.3	V
V <sub>IH</sub>	High-level input voltage		V <sub>SUP</sub> – 1		V <sub>SUP</sub> + 0.3	V
	Pullup current	NWake = 0 V	-45	-10	-2	μΑ
I <sub>IKG</sub>	Leakage current	V <sub>SUP</sub> = NWake	<b>-</b> 5	0	5	μΑ
AC CHA	RACTERISTICS					
D1	Duty cycle 1 <sup>(5)</sup> (LIN 2.1 Param 27)	$\begin{array}{l} TH_{REC(max)} = 0.744 \times V_{SUP}, \\ TH_{DOM(maximum)} = 0.581 \times V_{SUP}, \\ V_{SUP} = 7 \text{ V to } 18 \text{ V, } t_{BIT} = 50  \mu\text{s}  (20 \text{ kbps}), \\ D1 = t_{Bus\_rec(min)} /  (2 \times t_{BIT})  (\text{see Figure 1}) \end{array}$	0.396			
D2	Duty cycle 2 <sup>(5)</sup> (LIN 2.1 Param 28)	$\begin{array}{l} TH_{REC(min)} = 0.422 \times V_{SUP}, \\ TH_{DOM(min)} = 0.284 \times V_{SUP}, \\ V_{SUP} = 7.6 \ V \ to \ 18 \ V, \\ t_{BIT} = 50 \ \mu s \ (20 \ kbps), \\ D2 = t_{Bus\_rec(max)} / \ (2 \times t_{BIT}) \ (see \ Figure \ 1) \end{array}$			0.581	
D3	Duty cycle 3 <sup>(5)</sup> (LIN 2.1 Param 29)	$\begin{array}{l} TH_{REC(max)} = 0.778 \times V_{SUP}, \\ TH_{DOM(max)} = 0.616 \times V_{SUP}, \\ V_{SUP} = 7 \text{ V to } 18 \text{ V}, \\ t_{BIT} = 96 \ \mu s \ (10.4 \ kbps), \\ D3 = t_{Bus\_rec(min)} / \ (2 \times t_{BIT}) \ (see \ Figure \ 1) \end{array}$	0.417			
D4	Duty cycle 4 <sup>(5)</sup> (LIN 2.1 Param 30)	$\begin{array}{l} TH_{REC(min)} = 0.389 \times V_{SUP}, \\ TH_{DOM(min)} = 0.251 \times V_{SUP}, \\ V_{SUP} = 7.6 \ V \ to \ 18 \ V, \\ t_{BIT} = 96 \ \mu s \ (10.4 \ kbps), \\ D4 = t_{Bus\_rec(max)} / \ (2 \times t_{BIT}) \ (see \ Figure \ 1) \end{array}$			0.59	

<sup>(5)</sup> Duty cycles: LIN driver bus load conditions (C<sub>LINBUS</sub>, R<sub>LINBUS</sub>): Load1 = 1 nF, 1 kΩ; Load2 = 10 nF, 500 Ω. Duty cycles 3 and 4 are defined for 10.4-kbps operation. The SN65HVDA100 also meets these lower data rate requirements, while it is capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAEJ2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAEJ2602 specification.

#### 7.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC CHAI	RACTERISTICS					
t <sub>rx_pdr</sub>	Receiver rising propagation delay time (LIN 2.1 Param 31)	$R_{RXD}$ = 2.4 k $\Omega$ , $C_{RXD}$ = 20 pF (see Figure 2 and Figure 9)			6	μS
t <sub>rx_pdf</sub>	Receiver falling propagation delay time (LIN 2.1 Param 31)	$R_{RXD}$ = 2.4 k $\Omega$ , $C_{RXD}$ = 20 pF (see Figure 2 and Figure 9)			6	μS
t <sub>rx_sym</sub>	Symmetry of receiver propagation delay time (LIN 2.1 Param 32)	Rising edge with respect to falling edge $ (t_{\text{IX\_Sym}} = t_{\text{rx\_pdf}} - t_{\text{rx\_pdr}}) \; R_{\text{RXD}} = 2.4 \\ \text{k}\Omega, \\ C_{\text{RXD}} = 20 \; \text{pF} \; (\text{see Figure 2 and Figure 9}) $	-2		2	μs
t <sub>NWake</sub>	NWake filter time for local wakeup	See Figure 6	25	50	150	μS
t <sub>LINBUS</sub>	LIN wake-up time (Minimum dominant time on LIN bus for wakeup)	See Figure 11, Figure 12, and Figure 5	25	100	150	μS
t <sub>CLEAR</sub>	Time to clear false wake-up prevention logic if LIN Bus had bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See Figure 12	8	17	50	μs



#### **Switching Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DST</sub>	Dominant state time-out <sup>(1)</sup>		20	34	80	ms
t <sub>MODE_</sub> CHANGE	Mode change delay time	Time to change from standby mode to normal mode or normal mode to sleep mode through EN pin			5	μS

<sup>(1)</sup> TXD Dominant state timeout limits the minimum data rate to 650 bps. The minimum datarates may be calculated by the following forumulas. DataRate<sub>Master(min)</sub> = t<sub>SYNC\_DOM(max)</sub> / t<sub>DST(min)</sub> and DataRate<sub>Slave(min)</sub> = 9 + n<sub>margin</sub> / t<sub>DST(min)</sub> where n<sub>margin</sub> is a safety margin. For slave node cases where n<sub>margin</sub> ≤ 4, the master node case will be the limiting calculation.

### 7.7 Dissipation Ratings

		TYP	MAX	UNIT
	Thermal shutdown temperature		180	°C
	Thermal shutdown hysteresis		15	°C
$P_D$	Power Dissipation in normal mode (dominant)	17	230	mW




Figure 1. Definition of Bus Timing Parameters






Figure 2. Propagation Delay

			Wake	Event		
EN		t <sub>MODE_CHANGE</sub>			t <sub>MODE_CHANGE</sub>	
MODE	Normal	Transition	Sleep	Standby	Transition	Normal
RXD	Mirrors Bus	Indeterminate Ignore	Floating	Wake Request RXD = low	Indeterminate Ignore	Mirrors Bus

Figure 3. Mode Transitions




Figure 4. Wakeup Through EN






Figure 5. Wakeup Through LIN





Figure 6. Wakeup Through NWake



#### 7.8 Typical Characteristics



#### **8 Parameter Measurement Information**




Figure 9. Test Circuit for AC Characteristics




#### 9 Detailed Description

#### 9.1 Overview

The SN65HVDA100-Q1 LIN transceiver is a LIN (Local Interconnect Network) physical layer transceiver which integrates a serial transceiver with wake up and protection features. The LIN bus is a single wire, bi-directional bus that typically is used in low speed in vehicle networks with data rates that range from 2.4 kbps to 20 kbps.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 LIN (Local Interconnect Network) Bus

This I/O pin is the single-wire LIN bus transmitter and receiver. The LIN pin can survive excessive DC and transient voltages. There are no reverse currents from the LIN to supply  $(V_{SUP})$ , even in the event of a ground shift or loss of supply  $(V_{SUP})$ .

#### 9.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low-side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pullup resistor with a serial diode structure to  $V_{SUP}$ , so no external pullup components are required for LIN slave mode applications. An external pullup resistor and a series diode to  $V_{SUP}$  must be added when the device is used for master node applications.

#### 9.3.1.2 LIN Receiver Characteristics

The receiver's characteristic thresholds are ratio-metric with the device supply pin according to the LIN specification.


The receiver is capable of receiving higher data rates (>100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the SN65HVDA100 to be used for high-speed downloads at end-of-line production or other applications. The actual data rates achievable depend on system time constants (bus capacitance and pullup resistance) and driver characteristics used in the system.

#### 9.3.1.2.1 Termination

There is an internal pullup resistor with a serial diode structure from LIN to  $V_{SUP}$ , so no external pullup components are required for LIN slave mode applications. An external pullup resistor (1 k $\Omega$ ) and a series diode to  $V_{SUP}$  must be added when the device is used for master node applications per the LIN specification.



#### **Feature Description (continued)**



**V**<sub>Battery</sub> = **Vehicle battery supply** 

V<sub>SUP</sub> = Electronic module supply (reverse battery diode blocked V<sub>Battery</sub>)

Figure 10. Definition of Voltage Levels

#### 9.3.2 TXD (Transmit Input / Output)

TXD is the interface to the MCU's LIN protocol controller or SCI/UART that is used to control the state of the LIN output. When TXD is low, the LIN output is dominant (near ground). When TXD is high, the LIN output is recessive (near battery). The TXD input structure is compatible with microcontrollers with 3.3-V and 5-V I/O. TXD has an internal pulldown resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state time-out timer. The TXD pin is pulled down strongly in standby mode after a wake-up event on the NWake pin.

#### 9.3.3 RXD (Receive Output)

RXD is the interface to the MCU's LIN protocol controller or SCI/UART, which reports the state of the LIN bus voltage. LIN recessive (near battery) is represented by a high level on RXD and LIN dominant (near ground) is represented by a low level on RXD. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3-V and 5-V I/O microcontrollers. If the microcontroller's RXD pin does not have an integrated pullup, an external pullup resistor to the microcontroller I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake-up request from LIN or NWake.

#### 9.3.4 V<sub>SUP</sub> (Supply Voltage)

 $V_{SUP}$  is the power supply pin.  $V_{SUP}$  is connected to the battery through an external reverse battery blocking diode. If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

#### 9.3.5 **GND** (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce  $V_{SUP}$  below the minimum operating voltage. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).



#### **Feature Description (continued)**

#### 9.3.6 EN (Enable Input)

EN controls the operational modes of the device. When EN is high, the device is in normal mode, allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake up. EN has an internal pulldown resistor to ensure the device remains in low-power mode even if EN floats.

#### 9.3.7 NWake (High Voltage Wake Up Input)

NWake is a high-voltage input used to wake up from sleep mode. NWake is usually connected to an external switch in the application. A low on NWake that is asserted longer than the filter time ( $t_{NWAKE}$ ) results in a local wakeup. NWake provides an internal pullup source to  $V_{SUP}$ .

#### 9.3.8 INH (Inhibit Output)

INH is used to control an external voltage regulator that has an inhibit or enable input. When the device is in normal operating mode, the inhibit switch is enabled and the external voltage regulator is activated. When device is in sleep mode, the inhibit switch is disabled, which turns off the system voltage regulator. A wake-up event transitions the device to standby by mode and re-enables INH which, in turn, restarts the system by turning on the voltage regulators. INH can also drive an external transistor connected to an MCU interrupt input.

#### 9.3.9 TXD Dominant State Timeout

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on TXD. If the low signal remains on TXD for longer than  $t_{DST}$ , the transmitter is disabled, thus allowing the LIN bus to return to the recessive state and communication to resume on the bus. The protection is cleared and the  $t_{DST}$  timer is reset by a rising edge on TXD. The TXD pin has an internal pulldown to ensure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus, INH remains on, and the LIN bus pullup termination remains on.

**APPLICATION HINT:** The maximum dominant TXD time allowed by the TXD Dominant state time-out limits the minimum possible data rate of the device. The LIN protocol has different constraints for master and slave applications thus there are different maximum consecutive dominant bits for each application case and thus different minimum data rates.

**Master node:** The maximum continuous dominant is the maximum dominant of the SYNC BREAK FIELD, t<sub>SYNC\_DOM(max)</sub>. The SYN BREAK FIELD notifies the 'start of frame' to all LIN slaves. It consists of 13 to 26 dominant bits (low phase) followed by a delimiter. Thus the minimum TXD dominant time out, t<sub>DST(min)</sub> and the maximum SYNC BREAK FIELD for the master determine the minimum data rate for a master node, which may be calculated by the following equation:

 $DataRate_{Master(min)} = t_{SYNC\_DOM(max)} / t_{DST(min)}$ 

**Slave node:** sends the response part of the LIN message frame which has a maximum consecutive dominant length of 9 bits (start bit + 8 data bits). As a result the minimum baud rate of a slave can be calculated by the following equation:

DataRate<sub>Slave(min)</sub> = 9 +  $n_{margin} / t_{DST(min)}$  where  $n_{margin}$  is a saftey margin.

#### 9.3.10 Thermal Shutdown

The LIN transmitter is protected through a current limit, however, if the junction temperature of the device exceeds the thermal shutdown threshold, the device turns off the LIN transmitter circuit. Once the overtemperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus, INH remains on, and the LIN bus pullup termination remains on.



#### **Feature Description (continued)**

#### 9.3.11 Bus Stuck Dominant System Fault: False Wake-Up Lockout

The device contains logic to detect bus stuck dominant system faults and prevent the device from waking up falsely during this system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus "clears" the bus stuck dominant condition. This logic prevents the potential for a cyclical false wakeup of the system if the bus is stuck dominant, preventing excessive current use. Figure 11 and Figure 12 show the behavior of this protection feature.




Figure 11. No Bus Fault: Entering Sleep Mode With Bus Recessive Condition and Wakeup




Figure 12. Bus Fault: Entering Sleep Mode With Bus Stuck Dominant Fault, Clearing, and Wakeup

#### 9.3.12 Undervoltage on V<sub>SUP</sub>

The device contains a power-on reset circuit to avoid false bus messages during undervoltage conditions when  $V_{SUP}$  is less than  $UV_{VSUP}$ .

#### 9.3.13 Unpowered Device Does Not Affect the LIN Bus

The device has extremely low unpowered leakage current from the bus, so an unpowered node does not affect the network or load it down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).



#### 9.4 Device Functional Modes

#### 9.4.1 Operating States




Figure 13. Operating States Diagram

**Table 1. Operating Modes** 

MODE	EN	RXD	LIN BUS TERMINATION	INH	TRANSMITTER	COMMENTS
Sleep	Low	Floating	Weak current pullup	High impedance	Off	
Standby	Low	Low	30 kΩ (typical)	High	Off	Wake-up event detected, waiting on MCU to set EN
Normal	High	LIN bus data	30 kΩ (typical)	High	On	LIN transmission up to 20 kbps

#### 9.4.2 Normal Mode

This is the normal operational mode, in which the receiver and driver are active, and LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller, where recessive on the LIN bus is a digital high, and dominate on the LIN bus is digital low. The driver transmits input data on TXD to the LIN bus. Normal mode is entered as EN transitions high while the SN65HVDA100 is in sleep or standby mode.



#### 9.4.3 Sleep Mode

Sleep mode is the power saving mode for the SN65HVDA100. Even with the extremely low current consumption in this mode, the SN65HVDA100 can still wake up from LIN bus through a wake-up signal, a low on NWake, or if EN is set high. The LIN bus and NWake are filtered to prevent false wake-up events. The wake-up events must be active for their respective time periods ( $t_{LINBUS}$ ,  $t_{NWake}$ ).

The sleep mode is entered by setting EN low.

While the device is in sleep mode, the following conditions exist:

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pullup is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- · The normal receiver is disabled.
- INH is high impedance.
- EN input, NWake input, and the LIN wake-up receiver are active.

#### 9.4.4 Wake-Up Events

There are three ways to wake up from sleep mode:

- Remote wakeup through recessive (high) to dominant (low) state transition on LIN bus. The dominant state
  must be held for t<sub>LINBUS</sub> filter time and then the bus must return to the recessive state (to eliminate false
  wakeups from disturbances on the LIN bus or if the bus is shorted to ground).
- Local wakeup through a low on NWake, which is asserted low longer than the filter time t<sub>NWake</sub> (to eliminate false wakeups from disturbances on NWake).
- Local wakeup through EN being set high.

#### 9.4.4.1 Wake-Up Request (RXD)

When the device encounters a wake-up event from the LIN bus or NWake pin, RXD goes low, and the device transitions to standby mode (until EN is reasserted high and the device enters normal mode). Once the device enters normal mode, the RXD pin is releasing the wake-up request signal, and the RXD pin then reflects the receiver output from the bus.

#### 9.4.4.2 Wake-Up Source Recognition (TXD)

When the device encounters a wake-up event from the LIN bus or NWake pin, TXD indicates the source while the device enters and remains in standby mode (until EN is reasserted high and the device enters normal mode). In addition to the internal pullup resistor on TXD, typically an external pullup resistor (approximately 5 k $\Omega$ ) is used in the system's I/O supply voltage. A high on TXD in standby mode indicates a remote wakeup through the LIN bus, and a low (strong pulldown) on the TXD pin indicates a local wakeup through the NWAKE pin.

#### 9.4.5 Standby Mode

This mode is entered whenever a wake-up event occurs through LIN bus or NWake while the device is in sleep mode. The LIN bus slave termination circuit and INH are turned on when standby mode is entered. The application system powers up once INH is turned on, assuming the system is using a voltage regulator connected through INH. Standby mode is signaled through a low level on RXD.

When EN is set high while the device is in standby mode the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

During power up if EN is low the device goes into Standby mode and if EN is high the device goes into Normal mode. EN has an internal pulldown resistor, so if the pin is floating in the system, the internal pulldown will ensure it is pulled low.

**APPLICATION HINT:** If the INH output of the SN65HVDA100 is not used to control the system power management (voltage regulators) and monitor wake-up sources, but sleep mode is used to reduce system current the RXD pin can be monitored to ensure SN65HVDA100 remains in sleep mode. If the SN65HVDA100 detects an undervoltage on  $V_{SUP}$  the RXD pin transitions low and would signal to the software that the SN65HVDA100 is in standby mode and should be returned to sleep mode to return to the lowest power state.



#### 9.4.6 Mode Transitions

When the device is transitioning between modes the device needs the time,  $t_{MODE\_CHANGE}$ , to allow the change to fully propagate from the EN pin through the device into the new state.

**APPLICATION HINT:** When using the SN65HVDA100 in systems which are not controlled through the INH output, but rather are monitoring the RXD pin for a wake-up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake-up request until t<sub>MODE CHANGE</sub>. This is shown in Figure 3.

#### 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information


The SN65HVDA100-Q1 can be used as both a slave device and a master device in a LIN network. The device comes with the ability to support both remote wake-up requests and local wake-up requests.

#### 10.2 Typical Application

The device comes with an integrated 30-k $\Omega$  pullup resistor and series diode for slave applications, and for master applications an external 1-k $\Omega$  pullup with series blocking diode can be used. Figure 14 shows the device being used in both types of applications.



## **Typical Application (continued)**



- (1) RXD on MCU or LIN slave has internal pullup, no external pullup resistor is needed.
- (2) RXD on MCU or LIN slave without internal pullup, requires external pullup resistor.
- (3) Master node applications require an external 1-kΩ pullup resistor and serial diode.

Figure 14. SN65HVDA100-Q1 Application Diagram

#### 10.2.1 Design Requirements

For this design, use these requirements:

- 1. RXD on MCU or LIN Slave has internal pullup, no external pullup resistor is needed.
- 2. RXD on MCU or LIN Slave without internal pullup, requires external pullup resistor.
- 3. Master Node applications require an external 1-k $\Omega$  pullup resistor and serial diode.



#### **Typical Application (continued)**

#### 10.2.2 Detailed Design Procedure


The RXD output structure is an open-drain output stage. This allows the SN65HVDA100-Q1 to be used with 3.3-V and 5-V I/O microcontrollers. If the RXD pin of the microcontroller does not have an integrated pullup, an external pullup resistor to the microcontroller I/O supply voltage is required.

The  $V_{SUP}$  pin of the device should be decoupled with a 100-nF capacitor as close to the supply pin of the device as possible.

The NWAKE pin is a high voltage wake-up input to the device. If this pin is not being used it should be tied to  $V_{\text{SUP}}$ .

#### 10.2.3 Application Curves

Figure 15 and Figure 16 show the propagation delay from the TXD pin to the LIN pin for both the recessive-to-dominant and dominant-to-recessive states under lightly loaded conditions.





#### 11 Power Supply Recommendations

The SN65HVDSA100-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 7 V to 27 V. A 100-nF decoupling capacitor should be placed as close to the V<sub>SUP</sub> pin of the device as possible.

#### 12 Layout

#### 12.1 Layout Guidelines

Pin 1 is the RXD output of the SN65HVDA100-Q1. The pin is an open-drain output and requires an external pullup resistor in the range of 1 k $\Omega$  to 10 k $\Omega$  to function properly. If the microprocessor paired with the transceiver does not have an integrated pullup, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.

Pin 2 is the EN input pin for the device that is used to place the device in low power sleep mode. If this feature is not used on the device, the pin should be pulled high to the regulated voltage supply of the microprocessor through a series  $1-k\Omega$  to  $10-k\Omega$  series resistor. Additionally, a series resistor may be placed on the pin to limit the current on the digital lines in the case of a overvoltage fault.

Pin 3 is a high-voltage local wake up input pin. The device is typically externally controlled by a normally open switch tied between NWAKE and ground. When the momentary switch is pressed the NWAKE pin is pulled to ground signaling a local wake-up event. A series resistor between  $V_{BATT}$  and the switch, and NWAKE and the switch should be placed to limit current. If the NWAKE local wake-up feature is not used, the pin can be tied to  $V_{SUP}$  through a 1-k $\Omega$  to 10-k $\Omega$  pullup resistor.

Pin 4 is the transmit input signal to the device. A series resistor can be placed to limit the input current to the device in the case of a overvoltage on this pin. Also, a capacitor to ground can be placed close to the input pin of the device to filter noise.

Pin 5 is the ground connection of the device. This pin should be tied to a ground plane through a short trace with the use of two vias to limit total return inductance.

Pin 6 is the LIN bus connection of the device. For slave applications a 220-pF bus capacitor is implemented. For master applications an additional series resistor and blocking diode should be placed between the LIN pin and the  $V_{\text{SUP}}$  pin.

Pin 7 is the supply pin for the device. A 100-nF decoupling capacitor should be placed as close to the device as possible.

Pin 8 is a high-voltage output pin that may be used to control the local power supplies. If this feature is not used the pin may be left floating.

#### **NOTE**

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.



## 12.2 Layout Example




Figure 17. Layout Schematic



#### 13 器件和文档支持

#### 13.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权 负责并确保 应用的安全性, 及设计人员的 应用 (包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的 应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何 应用前, 将彻底测试该等 应用和 该等应用中所用 TI 产品的 功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 Ⅲ 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司



#### PACKAGE OPTION ADDENDUM

8-Dec-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVDA100QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A100Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





8-Dec-2016

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Dec-2016

#### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVDA100QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 8-Dec-2016



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN65HVDA100QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0	

## D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 己认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司