

Low-power dual operational amplifier

Datasheet - production data



Features

- Frequency compensation implemented internally
- Large DC voltage gain: 100 dB
- Wide bandwidth (unity gain): 1.1 MHz (temperature compensated)
- Very low supply current/amplifier, essentially independent of supply voltage
- Low input bias current: 20 nA (temperature compensated)
- Low input offset current: 2 nA
- Input common-mode voltage range includes negative rail
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing 0 V to ((V_{CC}⁺) -1.5 V)

Related products

 See LM2904W for enhanced ESD performances

Description

This circuit consists of two independent, high gain operational amplifiers (op amps) that have frequency compensation implemented internally. They are designed specifically for automotive and industrial control systems. The circuit operates from a single power supply over a wide range of voltages. The low power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which can now be more easily implemented in single power supply systems. For example, these circuits can be directly supplied from the standard 5 V which is used in logic systems and easily provides the required electronic interfaces without requiring any additional power supply.

In linear mode, the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from a single power supply.

This is information on a product in full production.

Contents

1	Schema	atic diagram	3
2	Packag	e pin connections	4
3	Absolut	e maximum ratings and operating conditions	5
4	Electric	al characteristics	7
5	Electric	al characteristic curves	9
6	Typical	single-supply applications	12
7	Macrom	nodel	14
8	Packag	e information	15
	8.1	DFN8 2x2 package information	
	8.2	MiniSO8 package information	18
	8.3	TSSOP8 package information	19
	8.4	SO8 package information	20
9	Orderin	g information	21
10	Revisio	n history	22



1 Schematic diagram



Figure 1: Schematic diagram (1/2 LM2904, LM2904A)



2 Package pin connections



1. The exposed pad of the DFN8 2x2 can be connected to (VCC-) or left floating.







3 Absolute maximum ratings and operating conditions

Symbol	Parameter		Value	Unit	
Vcc	Supply voltage ⁽¹⁾		±16 or 32		
V _{id}	Differential input voltage (2)		±32	V	
V _{in}	Input voltage	-0.3 to 32			
	Output short-circuit duration (3)		Infinite	s	
l _{in}	Input current ⁽⁴⁾ : V _{in} driven negative	5 mA in DC or 50 mA in AC, (duty cycle = 10 %, T = 1 s)	mA		
	Input current ⁽⁵⁾ : V _{in} driven positive above AMF	0.4			
T _{oper}	Operating free-air temperature range	-40 to 125			
T _{stg}	Storage temperature range	-65 to 150	°C		
Tj	Maximum junction temperature		150		
		DFN8 2x2	57	_	
	Thermel registeres in stice to embient (6)	MiniSO8	190		
R _{thja}	Thermal resistance junction to ambient ⁽⁶⁾	TSSOP8	120		
		SO8	125	°C/W	
		MiniSO8	39	1	
R _{thjc}	Thermal resistance junction to case ⁽⁶⁾	TSSOP8	37		
		40			
	HBM: human body model ⁽⁷⁾	300	V		
ESD	MM: machine model ⁽⁸⁾		200	_ ∨	
	CDM: charged device model ⁽⁹⁾	1.5	kV		

Table 1: Absolute maximum ratings

Notes:

⁽¹⁾All voltage values, except differential voltage are with respect to network ground terminal.

⁽²⁾Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.

⁽³⁾Short-circuits from the output to V_{CC} can cause excessive heating if (V_{cc}⁺) > 15 V. The maximum output current is approximately 40 mA, independent of the magnitude of V_{CC}. Destructive dissipation can result from simultaneous short-circuits on all amplifiers.

⁽⁴⁾This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward-biased and thereby acting as an input diode clamp. In addition to this diode action, there is NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time during which an input is driven negative. This is not destructive and normal output is restored for input voltages above -0.3 V.

⁽⁵⁾The junction base/substrate of the input PNP transistor polarized in reverse must be protected by a resistor in series with the inputs to limit the input current to 400 μ A max (R = (V_{in} - 32 V)/400 μ A).

⁽⁶⁾Short-circuits can cause excessive heating and destructive dissipation. Values are typical.

⁽⁷⁾Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k Ω resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

⁽⁸⁾Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.

⁽⁹⁾Charged device model: all pins and the package are charged together to the specified voltage and then discharged directly to the ground through only one pin. This is done for all pins.



Absolute maximum ratings and operating conditions

Table 2: Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	3 to 30	V
V _{icm}	Common-mode input voltage range	0 to (V _{CC} ⁺) - 1.5	V
T _{oper}	Operating free-air temperature range	-40 to 125	°C



4 Electrical characteristics

Table 3: VCC+ = 5 V, VCC- = ground, VO = 1.4 V, Tamb = 25 °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit			
	Input offset voltage, $T_{amb} = 25 \text{ °C}$, LM2904 ⁽¹⁾		2	7				
	Input offset voltage, $T_{amb} = 25 \text{ °C}$, LM2904A ⁽¹⁾		1	2				
Vio	Input offset voltage, $T_{min} \le T_{amb} \le T_{max}$, LM2904 ⁽¹⁾		9	mV				
	Input offset voltage, $T_{min} \le T_{amb} \le T_{max}$, LM2904A ⁽¹⁾			4				
$\Delta V_{io}/\Delta T$	Input offset voltage drift		7	30	µV/°C			
	Input offset current, T _{amb} = 25 °C		2	30	n (
l _{io}	Input offset current, $T_{min} \le T_{amb} \le T_{max}$			40	nA			
Δl _{io} /ΔT	Input offset current drift		10	300	pA/°C			
	Input bias current, $T_{amb} = 25 \text{ °C}^{(2)}$		20	150	n (
l _{ib}	Input bias current, $T_{min} \le T_{amb} \le T_{max}$ ⁽²⁾			200	nA			
~	Large signal voltage gain, V_{CC}^+ = 15 V, R _L = 2 kΩ, $V_0 = 1.4$ V to 11.4 V, $T_{amb} = 25$ °C	50	100		\//m)/			
A _{vd}	Large signal voltage gain, V_{CC}^+ = 15 V, R _L = 2 kΩ, V _o = 1.4 V to 11.4 V, T _{min} ≤ T _{amb} ≤ T _{max}	25			V/mV			
0)/D	Supply voltage rejection ratio ($R_S \le 10 \text{ k}\Omega$), $T_{amb} = 25 \text{ °C}$	65	100		JD			
SVR	Supply voltage rejection ratio ($R_S \le 10 \text{ k}\Omega$), $T_{min} \le T_{amb} \le T_{max}$	65			dB			
	Supply current, all amp, no load, $T_{amb} = 25 \text{ °C}$, $V_{CC}^+ = 5 \text{ V}$		0.7	1.2	~^^			
I _{CC}	Supply current, all amp, no load, $T_{min} \le T_{amb} \le T_{max}$, $V_{CC}^+ = 30 \text{ V}$			2	— mA			
V _{icm}	Input common mode voltage range (V_{CC}^{+} = 30 V), T_{amb} = 25 °C $^{(3)}$	0		(V _{CC} ⁺) - 1.5	V			
	Input common mode voltage range (V _{CC} ⁺ = 30 V), $T_{min} \le T_{amb} \le T_{max}$	0		(V _{CC} ⁺) - 2				
CMD	Common-mode rejection ratio (R _S = 10 k Ω), T _{amb} = 25 °C	70	85		٩D			
CMR	Common-mode rejection ratio (R _S = 10 k Ω), T _{min} = T _{amb} = T _{max}	60			dB			
I _{source}	Output short-circuit current, V_{CC}^{+} = 15 V, V_{o} = 2 V, V_{id} = 1 V	20	40	60	~^			
	Output sink current, $V_0 = 2 V$, $V_{CC}^+ = 5 V$	10	20		mA			
I _{sink}	Output sink current, $V_0 = 0.2 \text{ V}$, $V_{CC}^+ = 15 \text{ V}$	12	50		μA			
	High-level output voltage (V _{CC} ⁺ = 30 V), T _{amb} = 25 °C, R _L = 2 k Ω	26						
Maria	High-level output voltage (V _{CC} ⁺ = 30 V), $T_{min} \le T_{max}$	26	27		V			
V _{OH}	High-level output voltage (V _{CC} ⁺ = 30 V), T _{amb} = 25 °C, R _L = 10 k Ω	27			v			
	High-level output voltage (V _{CC} ⁺ = 30 V), $T_{min} \le T_{amb} \le T_{max}$	27	28					
V _{OL}	Low-level output voltage (R _L = 10 kΩ), T_{amb} = 25 °C		5	20	mV			
VOL	Low-level output voltage (R _L = 10 kΩ), $T_{min} = T_{amb} = T_{max}$			20	IIIV			
SR	Slew rate, V _{CC} ⁺ = 15 V, V _{in} = 0.5 to 3 V, R _L = 2 kΩ, C _L =100 pF, unity gain, T _{amb} = 25 °C	0.3	0.6		\//ue			
эĸ	Slew rate, V _{CC} ⁺ = 15 V, V _{in} = 0.5 to 3 V, R _L = 2 kΩ, C _L =100 pF, unity gain, T _{min} = T _{amb} = T _{max}	0.2			V/µs			
GBP	Gain bandwidth product, f = 100 kHz, V_{CC}^+ = 30 V, V_{in} = 10 mV, R _L = 2 kΩ, C _L = 100 pF	0.7	1.1		MHz			



Electrical characteristics

LM2904, LM2904A

Symbol	Parameter	Min.	Тур.	Max.	Unit
THD	Total harmonic distortion, f = 1 kHz, A_V = 20 dB, R_L = 2 k Ω , V_o = 2 V_{pp} , C_L = 100 pF, V_{CC}^+ = 30 V		0.02		%
en	Equivalent input noise voltage, f = 1 kHz, R_S = 100 Ω , V_{CC}^+ = 30 V		55		nV/√Hz
V ₀₁ /V ₀₂	Channel separation, 1 kHz \leq f \leq 20 kHz ⁽⁴⁾		120		dB

Notes:

 ${}^{(1)}V_{O}$ = 1.4 V, R_{S} = 0 $\Omega,$ 5 V < V_{CC}^{+} < 30 V, 0 V < V_{ic} < (V_{CC}^{+}) - 1.5 V.

⁽²⁾The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output, so there is no change in the loading charge on the input lines.

⁽³⁾The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is $(V_{CC}^{+}) - 1.5 \text{ V}$, but either or both inputs can go to 32 V without damage.

⁽⁴⁾Due to the proximity of external components, ensure that the stray capacitance does not cause coupling between these external parts. This can typically be detected at higher frequencies because this type of capacitance increases.



5

57

Electrical characteristic curves













Electrical characteristic curves





6 Typical single-supply applications









Typical single-supply applications





7 Macromodel

An accurate macromodel of the LM2904, LM2904A is available on STMicroelectronics' web site at: *www.st.com*. This model is a trade-off between accuracy and complexity (that is, time simulation) of the LM2904, LM2904A operational amplifier. It emulates the nominal performances of a typical device within the specified operating conditions mentioned in the datasheet. It also helps to validate a design approach and to select the right operational amplifier, *but it does not replace on-board measurements*.



8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.





8.1 DFN8 2x2 package information

	Dimensions					
Ref.		Millimeters	i		Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
A	0.51	0.55	0.60	0.020	0.022	0.024
A1			0.05			0.002
A3		0.15			0.006	
b	0.18	0.25	0.30	0.007	0.010	0.012
D	1.85	2.00	2.15	0.073	0.079	0.085
D2	1.45	1.60	1.70	0.057	0.063	0.067
E	1.85	2.00	2.15	0.073	0.079	0.085
E2	0.75	0.90	1.00	0.030	0.035	0.039
е		0.50			0.020	
L			0.425			0.017
ddd			0.08			0.003





Figure 29: DFN8 2x2 recommended footprint



8.2 MiniSO8 package information



Table 5: MiniSO8 mechanical data

	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.030	0.033	0.037
b	0.22		0.40	0.009		0.016
С	0.08		0.23	0.003		0.009
D	2.80	3.00	3.20	0.11	0.118	0.126
E	4.65	4.90	5.15	0.183	0.193	0.203
E1	2.80	3.00	3.10	0.11	0.118	0.122
е		0.65			0.026	
L	0.40	0.60	0.80	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.010	
k	0°		8°	0°		8°
CCC			0.10			0.004



8.3 TSSOP8 package information



Table 6: TSSOP8 mechanical data

	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.2			0.047
A1	0.05		0.15	0.002		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
С	0.09		0.20	0.004		0.008
D	2.90	3.00	3.10	0.114	0.118	0.122
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.177
е		0.65			0.0256	
k	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1			0.039	
aaa		0.1			0.004	



8.4 SO8 package information



Table 7: SO8 mechanical data

	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max
А			1.75			0.069
A1	0.10		0.25	0.004		0.010
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
С	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
е		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
L1		1.04			0.040	
k	1°		8°	1°		8°
ссс			0.10			0.004



9 Ordering information

		Table 8: Order codes		
Order code	Temperature range	Package	Packing	Marking
LM2904D/DT		SO8	Tube or tape and reel	2004
LM2904PT		TSSOP8		2904
LM2904ST		MiniSO8		K403
LM2904Q2T		DFN8 2x2		K1Y
LM2904YDT ⁽¹⁾	-40 °C to 125 °C			2904Y
LM2904AYDT ⁽¹⁾		SO8 (automotive grade level)	Tape and reel	2904AY
LM2904YPT (2)				2904Y
LM2904AYPT ⁽²⁾		TSSOP8 (automotive grade level)		904AY
LM2904YST (1)		MiniSO8 (automotive grade level)		K409

Notes:

⁽¹⁾Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q 002 or equivalent.

⁽²⁾Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q 002 or equivalent are on-going.



10 Revision history

		Table 9: Document revision history
Date	Revision	Changes
02-Jan-2002	1	Initial release.
20-Jun-2005	2	PPAP references inserted in the datasheet, see Table 9 on page 21. ESD protection inserted in Table 1 on page 5.
10-Oct-2005	3	PPAP part numbers added in Table 9 on page 21.
12-Dec-2005	4	Pin connections identification added on cover page figure. Thermal resistance junction to case information added see Table 1 on page 5.
01-Feb-2006	5	Maximum junction temperature parameter added in Table 1 on page 5.
02-May-2006	6	Minimum slew rate parameter in temperature Table 3 on page 7.
13-Jul-2006	7	Modified ESD values and added explanation on V_{CC} , V_{id} in Table 1 on page 5. Added macromodel information.
28-Feb-2007	8	Modified ESD/HBM values in Table 1 on page 5. Updated MiniSO8 package information. Added note relative to automotive grade level part numbers in Table 9 on page 21.
18-Jun-2007	9	Power dissipation value corrected in Table 1: Absolute maximum ratings. Table 2: Operating conditions added. Equivalent input noise voltage parameter added in Table 3. Electrical characteristics curves updated. Figure 19: Phase margin vs capacitive load added. Section 6: Package information updated.
18-Dec-2007	10	Removed power dissipation parameter from Table 1: Absolute maximum ratings. Removed V_{opp} from electrical characteristics in Table 3. Corrected MiniSO8 package mechanical data in Section 6.4: MiniSO8 package information.
08-Apr-2008	11	Added table of contents. Corrected the scale of Figure 7 (mA not μA). Corrected SO8 package information.
02-Jun-2009	12	Added input current information in Table 1: Absolute maximum ratings. Added L1 parameters in Table 6: SO8 package mechanical data. Added new order codes, LM2904AYD/DT, LM2904AYPT and LM2904AYST in Table 9: Order codes.
13-Apr-2010	13	Added LM2904A on cover page. Corrected footnote (5) in Table 1: Absolute maximum ratings. Removed order code LM2904AYST from Table 9: Order codes.
24-Jan-2012	14	Removed macromodel from Chapter 5 (now available on www.st.com). Added DFN8 2 x 2 mm package information in Chapter 6 and related order codes in Chapter 7. Removed LM2904YD and LM2904AYD order codes from Table 9. Changed note for LM2904YST order code in Table 9.
24-Jan-2014	15	Updated: marking info for LM2904AYPT, package silhouette drawings in the cover page, $\Delta V_{io}/\Delta T$ and $\Delta I_{io}/\Delta T$ symbols in Table 3 on page 7 Added: ESD info in Features section and Section 2: Package pin connections Removed: LM2904N from Table 9: Order codes.

Table 9: Document revision history



Revision history

Date	Revision	Changes
02-Oct-2015	16	Figure 1: Schematic diagram (1/2 LM2904, LM2904A): updated
16-Feb-2016	17	Updated layout Removed "plastic micropackage" from SO8 and DFN8 2x2 package silhouettes; removed "thin shrink small outline package" from TSSOP8 package silhouette. <i>Table</i> 3: unit of V _{OL} parameter changed from "V" to 'mV" <i>DFN8 2x2 package information</i> : updated "L" <i>TSSOP8 package information</i> : "aaa" is a typ value not a max value



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

